Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1999-02-19
2002-04-23
Shin, Christopher B. (Department: 2182)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S108000, C710S120000
Reexamination Certificate
active
06378019
ABSTRACT:
BACKGROUND OF THE INVENTION
Generally, a bus interconnects a plurality of stations and may allow various different communication patterns among those stations; in principle, a similar procedure can be followed if only a single peripheral is present. A particular example of such bus is the so-called PERIPHERAL INTERCONNECT or PI-bus that has been designed as a universal on-chip interconnection between stations that may be of diverse design origin. About the PI-bus the following electronic information is available on INTERNET:
www.sussex.ac.uk/engg/research/vlsi/projects/pibus/index.html
Given the fact that the stations may fulfil various diverse slave functions, they must be interconnected in a straightforward and unencumbring manner; in particular, bus load should be kept low.
SUMMARY OF THE INVENTION
In consequence, amongst other things, it is an object of the present invention to provide a Slave Group Interface device that offers a generic interface to all or most peripheral types, and furthermore having the system require only modest bus transfer facilities.
Now therefore, according to one of its aspects the invention is characterized according to the characterizing part of claim
1
. The ‘information bits’ may include data as well as addresses and the ‘read’ and ‘write’ functionalities are defined from the viewpoint of the bus. The read data will need only a narrow channel independent of the number of peripherals, write data and read data may use the same channel, and also the control signal channel may be kept relatively narrow.
The invention also relates to a system for implementing such method, and to a Slave Group Interface device arranged for use with such method. Further advantageous aspects of the invention are recited in dependent Claims.
REFERENCES:
patent: 4218740 (1980-08-01), Bennett et al.
patent: 4794525 (1988-12-01), Pickert et al.
patent: 5625807 (1997-04-01), Lee et al.
patent: 5905914 (1999-05-01), Sakai et al.
OMI Oiun Inter University Network PI-BUS, http://www.sussex.ac.wk/engg/research/vesi/projects/pibus/index.html.
OMI Open Microprocessor Systems Initiative; Press Release, “European Companies Develope High Speed On-Chip for Next Generation Processors”, Sep. 11, 1995 by SGS Thomson.
Siemens, Open Microprocessor Initiative: Draft Standard: OMI 324: PI-Bus Rev. 0.3d.
Biren Steven R.
Shin Christopher B.
U.S. Philips Corporation
LandOfFree
Method and system for interfacing a plurality of peripheral... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for interfacing a plurality of peripheral..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for interfacing a plurality of peripheral... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2931552