Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-05-08
2007-05-08
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
11100972
ABSTRACT:
The invention provides an interface that can facilitate integration of user specific proprietary cores and commercially available cores during customization of an FPGA-based SoC. A selected hardware or software system component used for customizing the FPGA-based SoC can be configured using parameters that can be automatically propagated and used to configure peer system components. During configuration of the peer system components, other parameters used to configure those peer system components can also be propagated and used to configure other system components during customization of the FPGA-based SoC.
REFERENCES:
patent: 5361373 (1994-11-01), Gilson
patent: 5537601 (1996-07-01), Kimura et al.
patent: 5600845 (1997-02-01), Gilson
patent: 5652904 (1997-07-01), Trimberger
patent: 5671355 (1997-09-01), Collins
patent: 5752035 (1998-05-01), Trimberger
patent: 5889990 (1999-03-01), Coleman et al.
patent: 5970254 (1999-10-01), Cooke et al.
patent: 6020755 (2000-02-01), Andrews et al.
patent: 6096091 (2000-08-01), Hartmann
patent: 6247110 (2001-06-01), Huppenthal et al.
patent: 6272451 (2001-08-01), Mason et al.
patent: 6279045 (2001-08-01), Muthujumaraswathy et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6343207 (2002-01-01), Hessel et al.
patent: 6434735 (2002-08-01), Watkins
patent: 6460172 (2002-10-01), Insenser Farre et al.
patent: 6483342 (2002-11-01), Britton et al.
patent: 6578174 (2003-06-01), Zizzo
patent: 6587995 (2003-07-01), Duboc et al.
patent: 6588006 (2003-07-01), Watkins
patent: 6601126 (2003-07-01), Zaidi et al.
patent: 6654846 (2003-11-01), Franca-Neto
patent: 6754882 (2004-06-01), Sanchez et al.
patent: 6760898 (2004-07-01), Sanchez et al.
patent: 7076595 (2006-07-01), Dao et al.
patent: 2003/0097510 (2003-05-01), Joseph
patent: 2004/0210797 (2004-10-01), Kimelman et al.
patent: WO 01/44934 (2001-06-01), None
patent: WO 01/44935 (2001-06-01), None
patent: WO 02/08888 (2002-01-01), None
U.S. Appl. No. 10/082,441, filed Feb. 22, 2002, Hwang et al.
U.S. Appl. No. 10/847,704, filed May 18, 2004, Sanchez et al.
U.S. Appl. No. 10/848,084, filed May 18, 2004, Sanchez et al.
Cary D. Snyder and Max Baron; “Xilinx's A-to-Z System Platform”; Cahners Microprocessor; The Insider's Guide to Microprocessor Hardware; Microdesign Resources; Feb. 6, 2001; pp. 1-5.
Microsoft Corporation; “Microsoft Windows CE Platform Builder 3.0: Getting Started”, Microsoft MSDN Website; May 2000; pp. 1-21.
Hwang L. James
Sanchez Reno L.
Maunu LeRoy D.
Meles Pablo
Whitmore Stacy A
Xilinx , Inc.
LandOfFree
Method and system for integrating cores in FPGA-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for integrating cores in FPGA-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for integrating cores in FPGA-based... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3766187