Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-08-23
2005-08-23
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S015000, C716S030000, C700S108000, C700S109000, C700S110000, C702S179000, C702S182000, C702S183000, C702S184000, C702S185000, C702S117000
Reexamination Certificate
active
06934671
ABSTRACT:
A method of performing model to hardware correlation that simulates models based upon design criteria and manufactures devices based upon the design criteria. The method evaluates features of the devices during the manufacturing to produce in-line test parametric data, compares the models to the in-line test parametric data to obtain correlation data, and modifies the simulating according to the correlation data.
REFERENCES:
patent: 5663076 (1997-09-01), Rostoker et al.
patent: 5719796 (1998-02-01), Chen
patent: 5966312 (1999-10-01), Chen
patent: 6055460 (2000-04-01), Shopbell
patent: 6185472 (2001-02-01), Onga et al.
patent: 6239591 (2001-05-01), Bryant et al.
patent: 6418353 (2002-07-01), Rostoker et al.
Van Zant, P. Microchip Fabrication: A Practical Guide to Semicondutor Processing. ISBN 0-07-135636-3. © 2000. Chapter 15.
Rajsuman, R. System-on-a-Chip: Design and Test. ISBN 1-58053-107-5. © 2000. Chapters 4 and 9-11.
Kuijstermans, F.C.M. et al. “Direct-Oriented Test Methodology for Complex Mixed-Signal Circuits.” Proc. of the 1995 European Conference on Design and Test. 1995. pp. 18-23.
Strojwas, A.J. “CMU-CAM System.” Proc. of the 22ndACM/IEEE Conf. on DAC. 1985. pp. 319-325.
Lee, Sang-Hoon et al. “An Efficient Statistical Analysis Methodology and Its Application to High-Density DRAMs.” PRoc. of the 1997 IEEE/ACM Int'l COnf. on CAD. 1997. pp. 678-683.
Diez, J.M. et al. “Influence of Manufacturing Variations in Iddq measurements” Proc. of the DAC Conf Europe. 2000. pp. 645-649.
Gibson, D.S. et al. “Using Multivariate Nested Distributions to Model Semiconductor Manuf. Processes.” IEEE Transactions on Semiconductor Manuf. vol. 12, No. 1, Feb. 1999. pp. 53-65.
Heineken, H.T. “Performance—Manufacturability Tradeoffs in IC Design.” Proc. of the Conf. of D AC in Europe. 1998. pp. 563-569.
Strojaws, A.J. “Design for Manfacturability and Yield”. Proc. of the 26thACM/IEEEE DAC. 1989. pp. 454-459.
Michael, C. et al. “A Flexible Statistical Model for CAD of Submicrometer Analog CMOS Integrated Circuits” Proc. of the 1993 IEEE/ACM/ Int'l Conf on CAD. 1993. pp. 330-333.
Orshansky, M. et al. “A Statistical Performance Simulation Methodology for VLSI circuits.” Proc. of the 35thAnnual DAC > 1998. pp. 402-407.
Abel, C.J. et al. “Characterization of Transistor Mismatch for Statistical CAD of Submicron CMOS Analog Circuits.” Int'l Symposium on Circuits and Systems. 1993. pp. 1401-1404.
Felt, E. et al. “Hierarchical Statistical Characterization of Mixed-Signal Circuits Using Behavioral Modeling.” Proc. of the 1996 IEEE/ACM Int'l Conf. on CAD. 1997. pp. 374-380.
Bertsch John E.
Coops Daniel S.
Fried David M.
Kotulak, Esq. Richard M.
McGinn & Gibb PLLC
Sharon Ayal
Teska Kevin J.
LandOfFree
Method and system for including parametric in-line test data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for including parametric in-line test data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for including parametric in-line test data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3494166