Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2004-11-30
2010-06-08
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07735029
ABSTRACT:
At a particular stage in design of an integrated circuit, DFM improvements are identified which might conflict with design requirements applicable during a subsequent stage in the design flow. These DFM improvements are “reserved” that is, they are not implemented right away. However, an instance of a DFM-optimized version of this portion of the design is generated, characterized and stored. Meta information is associated with the reserved DFM improvements, for example locations in the design which correspond to the reserved DFM improvements are tagged. If, after the subsequent stage in the design flow, processing of the meta-information (tags) shows that the reserved DFM improvement does not actually conflict with the potentially-conflicting design requirement, the corresponding reserved DFM improvement is implemented, for example, by swapping-in the stored instance of the DFM-optimized version of this portion of the design.
REFERENCES:
patent: 5557533 (1996-09-01), Koford et al.
patent: 5798937 (1998-08-01), Bracha et al.
patent: 6026224 (2000-02-01), Darden et al.
patent: 7194704 (2007-03-01), Kotani et al.
patent: 2002/0133791 (2002-09-01), Cohn et al.
patent: 2003/0014726 (2003-01-01), Hasegawa
patent: 2005/0234684 (2005-10-01), Sawicki et al.
Guardiani et al; “Proactive design for manufacturing (DFM) for nanometer SoC designs”; IEEE 2004 Custom Integrated Circuits Conference, USA, pp. 309-316.
Pujari et al; “Interconnect Synthesis for Lithography and Manufacturability in Deep Submicron Design”; 12th Workshop on Synthesis and System Integration of Mixed Information Technologies, Sasimi 2004, pp. 181-188.
Harrison et al; “A simple via duplication tool for yield enhancement”; 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, USA 2001, pp. 39-47.
International Search Report and Written Opinion correlating to PCT/EP2004/014918, dated May 13,2005.
Office Action - SC135665CF-EPC rejection, dated Apr. 7, 2008.
Chiang Jack
Freescale Semiconductor Inc.
Tat Binh C
LandOfFree
Method and system for improving the manufacturability of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for improving the manufacturability of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for improving the manufacturability of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4245424