Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2008-07-08
2008-07-08
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S105000, C710S310000
Reexamination Certificate
active
07398339
ABSTRACT:
A system for transferring data packets between a data packet transfer core and a number of clients of an application layer, including an interface between the data packet transfer core and the application layer for transferring data packets from the packet transfer core to a first client and a second client. The data packet transfer core includes a number of core buffers for receiving data packet transfers input to the data packet transfer core. Each of the number of core buffers include a cut-through data path including a register and a bypass data path, the bypass data path transferring data packets from an input to the register to an output of the register without passing through the register. The system further includes a first data path from the first interface to the first client and a second data path from the interface to the second client, the second data path including an application layer buffer having an input coupled to the interface and an output coupled to the second client, the application layer buffer being for storing data packets transmitted to the second client when data packets are transmitted to the second client at a rate that is faster than the second client is able to receive the data packets. In a first mode of operation, data packets transmitted from the data packet transfer core to the first client are transferred through the bypass data path of at least one of the number of core buffers, over the interface and directly to the first client over the first data path.
REFERENCES:
patent: 6026451 (2000-02-01), Sreenivas
patent: 6715055 (2004-03-01), Hughes
patent: 6760793 (2004-07-01), Kelley et al.
patent: 6839784 (2005-01-01), Ennis et al.
patent: 7191255 (2007-03-01), Wong et al.
patent: 7243177 (2007-07-01), Davis et al.
patent: 2004/0010612 (2004-01-01), Pandya
patent: 2004/0151197 (2004-08-01), Hui
patent: 2005/0055489 (2005-03-01), Elliott
patent: 2006/0173970 (2006-08-01), Pope et al.
patent: 2006/0230210 (2006-10-01), Stanton
patent: 2006/0230215 (2006-10-01), Woodral
patent: 2006/0242354 (2006-10-01), Johnsen et al.
patent: 2006/0256879 (2006-11-01), Szczepanek et al.
patent: 2007/0011366 (2007-01-01), Morishita et al.
The Effective Buffer Architecture For Data Link Layer of PCI Express, Hyun et al., IEEE 2004.
Definition of OSI Model from Wikipedia, undated.
Davis Almir
Iwatsuki David
Sullivan Matthew
Dang Khanh
EMC Corporation
Krishnendu Gupta
Ouellette Scott A.
LandOfFree
Method and system for improving the latency in a data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for improving the latency in a data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for improving the latency in a data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2781174