Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-05-03
2011-05-03
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07937673
ABSTRACT:
Disclosed is a method and system for performing design and verification using stepwise refinement techniques, which can also include or be referred to as “top-down” design verification. With the present stepwise refinement approach, the electronic design can be acted upon at different levels of abstraction, but with approximately the same level of resolution at each abstraction level. A strong relationship of consistency exists between the successive abstraction levels of the design. On account of this consistency, properties that are established or true at one level of the design remain true for all subsequent levels of abstraction of the design.
REFERENCES:
patent: 2004/0123254 (2004-06-01), Geist et al.
patent: 2007/0156378 (2007-07-01), McNamara
patent: 2007/0250799 (2007-10-01), Bunin et al.
patent: 2009/0150136 (2009-06-01), Yang
Namjoshi, K. S., et al., Syntactic Program Transformations for Automatic Abstraction, Lecture Notes in Computer Science, 2000, vol. 1855, pp. 435-449.
Hojati, R., et al., A unified Approach to Language Containment and Fair CTL Model Checking, DAC '93 Proceedings of the 30th international Design Automation Conference, 1993, pp. 475-481.
Xie, F., et al., Translating Software Designs for Model Checking, Lecture Notes in Computer Science, 2004, vol. 2984/2004, pp. 324-338.
Kurshan, R. P., Program Verification, Notices of the American Mathematical Society, 2000, vol. 47, Part 5, pp. 534-545.
Kurshan, R. P., Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach, Priceton University Press, Feb. 1995.
Kurshan Robert P.
McMillan Kenneth L.
Cadence Design Systems Inc.
Chiang Jack
Parihar Suchin
Vista IP Law Group LLP
LandOfFree
Method and system for implementing top down design and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for implementing top down design and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for implementing top down design and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2662327