Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-07-29
2008-07-29
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C713S002000, C713S100000
Reexamination Certificate
active
10917033
ABSTRACT:
A method and system are disclosed. The method and system provide the ability to identify a configuration bit as an essential configuration bit. The identifying that is performed uses a configuration bit definition.
REFERENCES:
patent: 5649176 (1997-07-01), Selvidge et al.
patent: 5764076 (1998-06-01), Lee et al.
patent: 5802290 (1998-09-01), Casselman
patent: 5946219 (1999-08-01), Mason et al.
patent: 6115034 (2000-09-01), Tanaka et al.
patent: 6205574 (2001-03-01), Dellinger et al.
patent: 6301695 (2001-10-01), Burnham et al.
patent: 6305005 (2001-10-01), Burnham
patent: 6421450 (2002-07-01), Nakano
patent: 6525557 (2003-02-01), McManus et al.
patent: 6571382 (2003-05-01), Jacobson et al.
patent: 6678646 (2004-01-01), McConnell et al.
patent: 6711674 (2004-03-01), Burnham
patent: 6747478 (2004-06-01), Madurawe
patent: 6889326 (2005-05-01), Charbon et al.
patent: 6990508 (2006-01-01), Mohammed et al.
patent: 7143295 (2006-11-01), Trimberger
patent: 7170997 (2007-01-01), Petersen et al.
patent: 7219342 (2007-05-01), Metzgen
patent: 7231339 (2007-06-01), Nemecek et al.
patent: 7249010 (2007-07-01), Sundararajan et al.
patent: 7278128 (2007-10-01), Trimberger
patent: 2002/0150252 (2002-10-01), Wong
patent: 2003/0229822 (2003-12-01), Kim et al.
U.S. Appl. No. 10/917,064, filed Aug. 12, 2004, Patterson et al.
U.S. Appl. No. 10/917,042, filed Aug. 12, 2004, Schumacher et al.
Jain, Adarsh K. et al., “Zero Overhead Watermarking Technique for FPGA Designs,” GLSVLSI 2003, Apr. 28-29, 2003, pp. 1-6.
Xilinx, Inc., Application Note XAPP151 (v1.5), “Virtex Series Configuration Architecture User Guide,” Sep. 27, 2000, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, pp. 1-45.
Xilinx, Inc., Application Note XAPP153 (v1.0), “Status and Control Semaphore Registers Using Partial Reconfiguration,” Jun. 7, 1999, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, pp. 1-4.
Xilinx, Inc., Application Note XAPP662 (v2.4), “In-Circuit Partial Reconfiguration of RocketIO Attributes,” May 26, 2004, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, pp. 1-29.
Wong, Ping et al., “Secret and Public Key Image Watermarking Schemes for Image Authentication and Ownership Verification,” IEEE Transactions on Image Processing, Oct. 2001, vol. 10, No. 10, pp. 1593-1601.
Carline, Dylan et al., “A Novel Watermarking Technique for LUT Based FPGA Designs,” 2002, pp. 1152-1155, published by Springer-Verlag, Heidelberger Platz 3, Berlin, Germany.
Blodget Brandon J.
McMillan Scott P.
Patterson Cameron D.
Sundararajan Prasanna
Campbell Samuel G.
Cuenot Kevin T.
Kik Phallaka
Xilinx , Inc.
LandOfFree
Method and system for identifying essential configuration bits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for identifying essential configuration bits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for identifying essential configuration bits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3914502