Patent
1997-03-18
1999-11-23
Teska, Kevin J.
39550018, 39550017, 39550005, 39550036, G06F 1750
Patent
active
059915234
ABSTRACT:
The notion of global signals (e.g., global set/reset and global tristate) is of significance to programmable logic user throughout the design process. Regardless of whether the HDL designer explicitly describes the use of a global signal, they are present in the implemented device since they are an integral part of the initialization and start-up process. This may lead to mismatches between the Register Transfer Level (RTL) simulation and the timing simulation. While a methodology for verifying the functionality of global signals is available for schematic design entry, none exists for HDL design tools. A verification method for HDL designers is disclosed providing access to all the functionality relating to global networks currently available to the schematic designers and allowing reuse of the testbench without losing HDL code portability.
REFERENCES:
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5337255 (1994-08-01), Seidel et al.
patent: 5422833 (1995-06-01), Kelem et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5452226 (1995-09-01), Hooper et al.
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5526278 (1996-06-01), Powell
patent: 5553001 (1996-09-01), Seidel et al.
patent: 5691912 (1997-11-01), Duncan
patent: 5875115 (1999-02-01), Weber
Perry ("HDL design drived FPGA performance", Electronic Engineering Times, No. 904, p. T20, May 31, 1996).
Fields Carol A.
Fulton Roberta E.
Kumar Veena N.
Patel Dhimant
Seltzer Jeffrey H.
Kik Phallaka
Shaw, Jr. Philip M.
Tachner Adam H.
Teska Kevin J.
Xilinx , Inc.
LandOfFree
Method and system for HDL global signal simulation and verificat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for HDL global signal simulation and verificat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for HDL global signal simulation and verificat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1232219