Method and system for handling interrupts during emulation of a

Details Method and system for handling interrupts during emulation of a Method and system for handling interrupts during emulation of a

1998-03-31

1999-09-07

Teska, Kevin J.

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

395705, 710262, 712244, 712218, G06F 9455

Patent

active

059499850

ABSTRACT:
A method and data processing system for emulating a program are disclosed. According to the present invention, the data processing system runs under a first operating system and emulates the execution of a program under a second operating system within a second data processing system. The data processing system includes a memory which stores at least a portion of the first operating system and an emulator comprising a plurality of routines which each emulate an instruction utilized by the first operating system. The memory further includes a simulated mass storage data area which stores at least a portion of the program and a simulated main memory data area. The data processing system further includes a processor which executes instructions within the program under the first operating system by emulation. According to the present invention, the emulator accesses instructions of the program directly from the simulated mass storage data area to minimize emulation overhead. According to a second aspect of the present invention, the data processing system further includes a cache memory comprising a number of cache lines. The routines are stored within main memory such that when the routines are mapped into the cache, a first instruction within each of the emulation routines is aligned with a different one of the cache lines. According to a third aspect of the present invention, when executing instructions within a routine of a first emulated instruction, the processor prefetches a second emulated instruction prior to completion of the first emulated instruction.

REFERENCES:
patent: 4031517 (1977-06-01), Hirtle
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4514803 (1985-04-01), Agnew et al.
patent: 4638423 (1987-01-01), Ballard
patent: 4839797 (1989-06-01), Katori et al.
patent: 4841476 (1989-06-01), Mitchell et al.
patent: 5226164 (1993-07-01), Nadas et al.
patent: 5280593 (1994-01-01), Bullions et al.
patent: 5317754 (1994-05-01), Blandy et al.
patent: 5408624 (1995-04-01), Raasch et al.
patent: 5819063 (1998-10-01), Dahl et al.
Slye et al., "Support for Software Interrupts in Log-Based Roll Back Recovery", IEEE Transactions on Computers, vol. 47, No. 10, Oct. 1998 pp. 1113-1123.
Banning, J., "The XDOS Binary Code Conversion System", COMPCON Spring '89, Thirty-Fourth IEEE Computer Society International Conference: Intellectual Leverage, Digest of Papers, pp. 282-287, Sep. 1989.

Affiliated with

Also associated with

Rating

Method and system for handling interrupts during emulation of a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for handling interrupts during emulation of a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for handling interrupts during emulation of a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1813457