Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-08-29
2006-08-29
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S260000
Reexamination Certificate
active
07099984
ABSTRACT:
A computing system comprises two or more processing sets, for example for fault tolerant operation. The multiple processing sets have a connection to at least one device, typically many devices. The ownership of each device is allocated to one of the two or more processing sets. When an interrupt is generated within a device, this is transmitted from the device to the processing set to which ownership of the device has been allocated, but not to the remaining processing sets. In addition, a command for a device may be generated by a processing set. However, receipt of this command by the device is disabled if the processing set that generated the command has not been allocated ownership of the device.
REFERENCES:
patent: 5276899 (1994-01-01), Neches
patent: 5408671 (1995-04-01), Tanaka
patent: 5790776 (1998-08-01), Sonnier et al.
patent: 5838894 (1998-11-01), Horst
patent: 5915082 (1999-06-01), Marshall et al.
patent: 5953742 (1999-09-01), Williams
patent: 6151689 (2000-11-01), Garcia et al.
patent: 6167477 (2000-12-01), Garnett et al.
patent: 6233702 (2001-05-01), Horst et al.
patent: 6260159 (2001-07-01), Garnett et al.
patent: 6289022 (2001-09-01), Gale et al.
patent: 6496940 (2002-12-01), Horst et al.
patent: 6622219 (2003-09-01), Tremblay et al.
patent: 6629195 (2003-09-01), Schroeder et al.
patent: 6640287 (2003-10-01), Gharachorloo et al.
patent: 6662253 (2003-12-01), Gary et al.
patent: 6718474 (2004-04-01), Somers et al.
patent: 6772241 (2004-08-01), George et al.
patent: 6782453 (2004-08-01), Keltcher et al.
patent: 6785763 (2004-08-01), Garnett et al.
patent: 6785777 (2004-08-01), Garnett et al.
patent: 6920519 (2005-07-01), Beukema et al.
patent: 2002/0065986 (2002-05-01), Garnett et al.
patent: 2002/0065996 (2002-05-01), Garnett et al.
patent: 2002/0066049 (2002-05-01), Garnett et al.
patent: 2003/0182594 (2003-09-01), Watkins et al.
The I2C Bus Specification, Version 2.1, Jan. 2000, pp. 1-46.
International search report application No. GB0206453.3 mailed Oct. 30, 2002.
Garnett Paul J.
Rowlinson Stephen
Watkins John E.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Myers Paul R.
Sun Microsystems Inc.
Vu Trisha
LandOfFree
Method and system for handling interrupts and other... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for handling interrupts and other..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for handling interrupts and other... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3712865