Method and system for handling a management interrupt event...

Details Method and system for handling a management interrupt event... Method and system for handling a management interrupt event...

2011-08-16

2011-08-16

Cleary, Thomas J (Department: 2111)

Electrical computers and digital data processing systems: input/

Interrupt processing

C710S267000, C712S013000, C712S015000

Reexamination Certificate

active

08001308

ABSTRACT:
A method and system for handling a management interrupt, such as a system management interrupt (SMI) and/or a platform management interrupt (PMI), includes sequestering two or more processor cores from a plurality of processor cores to form a group of sequestered processor cores for handling the management interrupt. Generated management interrupts are directed to the group of sequestered processor cores and not to non-sequestered processor cores. At least one of the sequestered processor cores handles the management interrupt without disrupting the current operation of the non-sequestered processor cores.

REFERENCES:
patent: 4769768 (1988-09-01), Bomba et al.
patent: 5109329 (1992-04-01), Strelioff
patent: 5437039 (1995-07-01), Yuen
patent: 5530891 (1996-06-01), Gephardt
patent: 5560019 (1996-09-01), Narad
patent: 5671422 (1997-09-01), Datta
patent: 5737579 (1998-04-01), Kimura et al.
patent: 6193422 (2001-02-01), Belt et al.
patent: 6212587 (2001-04-01), Emerson et al.
patent: 6272618 (2001-08-01), Tyner et al.
patent: 6453278 (2002-09-01), Favor et al.
patent: 6711642 (2004-03-01), Huang
patent: 6775728 (2004-08-01), Zimmer et al.
patent: 6848046 (2005-01-01), Zimmer
patent: 7047320 (2006-05-01), Arimilli et al.
patent: 7350006 (2008-03-01), Yasue et al.
patent: 7433985 (2008-10-01), Ayyar et al.
patent: 7493435 (2009-02-01), Kobayashi et al.
patent: 2001/0016892 (2001-08-01), Klein
patent: 2002/0099886 (2002-07-01), Emerson et al.
patent: 2002/0099893 (2002-07-01), Nguyen et al.
patent: 2005/0102457 (2005-05-01), Stultz
patent: 2005/0262571 (2005-11-01), Zimmer et al.
patent: 2006/0212677 (2006-09-01), Fossum
patent: 2007/0043347 (2007-02-01), Solomita et al.
patent: 2007/0113063 (2007-05-01), Lewites
patent: 2007/0156941 (2007-07-01), Gupta et al.
patent: 2007/0239932 (2007-10-01), Zimmer
patent: 2007/0266264 (2007-11-01), Lewites et al.
patent: 2007/0266265 (2007-11-01), Zmudzinski et al.
patent: 2007/0300299 (2007-12-01), Zimmer
patent: 2008/0005609 (2008-01-01), Zimmer
patent: 2008/0040458 (2008-02-01), Zimmer
patent: 2008/0065858 (2008-03-01), Zimmer
patent: 2008/0077993 (2008-03-01), Zimmer et al.
patent: 2008/0082710 (2008-04-01), Nijhawan et al.
patent: 2008/0163209 (2008-07-01), Rozas et al.
patent: 2009/0006830 (2009-01-01), Zimmer et al.
patent: 2009/0007104 (2009-01-01), Zimmer et al.
patent: 2009/0023414 (2009-01-01), Zimmer et al.
patent: 2009/0037932 (2009-02-01), Clark et al.
patent: 2009/0094481 (2009-04-01), Vera et al.
patent: 2009/0172232 (2009-07-01), Zimmer et al.
patent: 199 46 959 (2001-04-01), None
patent: 0 924 610 (1999-06-01), None
patent: 0 924 610 (2001-04-01), None
patent: 02/093375 (2002-11-01), None
patent: 2007099181 (2007-07-01), None
“The Free On-Line Dictionary of Computing”. Entry ‘interrupt’. Online Feb. 7, 1995. Retrieved from Internet Dec. 10, 2010. <http://foldoc.org/interrupt>.
RHEL-RT AffinityHowto, http:rt.et.redhat.com/wiki/index—php?tiltle=RHEL-RT—AffinityHowto&printable=yes; last visited Feb. 17, 2010; earliest publication date believed to be Apr. 2007, 5 pgs.
Extensible FIrmware Interface Specification Version 1.10, Dec. 1, 2002 (Part one of two); 541 pgs.
Extensible FIrmware Interface Specification Version 1.10, Dec. 1, 2002 (Part two of two); 543 pgs.
Extensible Firmware Interface Specification Version 1.10, Specification Update, Intel Corporation, Version -001, Nov. 26, 2003, 63 pgs.
Intel Mulit-Core Processor Architecture Development Background, Copyright 2005, 6 pgs.
Birman, Kenneth P. et al. “Exploiting Virtual Synchrony in Distributed Systems”. 1987. ACM. pp. 123-138.
“Paxos algorithm”, Retrieved from URL: http://en.wikipedia.org/wiki/Paxos—algorithm, pp. 1-17 (Web Page was last modified on Feb. 26, 2008).
“Virtual synchrony”, Retrieved from URL: http://en.wikipedia.org/wiki/Virtual—synchrony, pp. 1-9. (Web page was last modified Jan. 22, 2008).
David A. Rusling, “Interrupts and Interrupt Handling”, The Linux Kernel, Chapter 7, Internet, Online, XP002232996, Retrieved from the Internet: URL http://www.tidp.org/LDP/tlk/tlk.html, Retrieved on Mar. 18, 2008, section 7.2, “Initializing the Interrupt Handing Data Structures”, section 7.3, “Interrupt Handling”, 5 pages.
Intel Corporation: “Extensible Firmware Interface Specification—version 1.02 Chapters 1, 16, 17” Online Specification, Dec. 12, 2000.
“The Peripheral Component Interconnect (PCI) Bus and vxWorks”, Version Apr. 1, 1999, Retrieved from the Internet: URL: http://www-cdfonline.fnal.gov/daq/commercial/vxworks—pci.pdf, retrieved on Mar. 18, 2008, pp. 49-2, section , PCT Interrupt Handling.
Intel Corporation: “IA-64 System Abstraction Layer Specification” On Line Manual, Jan. 2000, XP002253057. 112 pages.

Affiliated with

Also associated with

Rating

Method and system for handling a management interrupt event... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for handling a management interrupt event..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for handling a management interrupt event... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2646774