Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-01-04
2011-01-04
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07865855
ABSTRACT:
A method for generating a layout for an integrated circuit having a plurality of sinks and at least one source is disclosed. The source supplies a plurality of signals to the respective plurality of sinks. The method includes: identifying the source which supplies at least one of the respective sinks and having a negative slack; finding all sinks having a negative slack driven by the source; clustering the sinks according to timing and placement information read from a database, yielding a plurality of clusters of sinks, in which each cluster includes only a predetermined portion of the plurality of sinks; generating a plurality of clones associated with a respective one of the clusters of sinks; and coupling the clones to respective ones of the clusters of sinks yielding a second layout.
REFERENCES:
patent: 6904572 (2005-06-01), Igarashi
patent: 7013438 (2006-03-01), Saldanha et al.
patent: 7131082 (2006-10-01), Tsukiyama et al.
patent: 7290239 (2007-10-01), Singh et al.
patent: 7320117 (2008-01-01), Nishikawa et al.
patent: 2009/0125859 (2009-05-01), Alpert et al.
patent: 1 557 775 (2005-07-01), None
IBM's Intergrated Data Model, Joseph K. Morrell et al. IEEE/DATC Electronic Design Processes Workshop, Apr. 26-28, 2000 Monterey, CA.
In-Place Timing Optimization, Juergen Koehl, et al., SAME 2000, Oct. 25, 2000.
Verity—A formal verification program for custom CMOS circuits, A. Kuehlmann et al. IBM J. Res. Develop. vol. 39, No. 1/2 Jan./Mar. 1995.
Koehl Juergen
Ringe Matthias
Chiang Jack
Dimyan Magid Y
International Business Machines - Corporation
Kotulak Richard
Roberts Mlotkowski Safran & Cole P.C.
LandOfFree
Method and system for generating a layout for an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for generating a layout for an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for generating a layout for an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2655076