Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2004-08-12
2008-03-11
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07343578
ABSTRACT:
A method and system for generating a bitstream view of a programmable logic device (PLD) design are disclosed. The present invention allows for the correlation of a physical circuit description (e.g., one or more of a PLD design's essential configuration bits) and a logical circuit description (e.g., one or more of the logic elements that make up a PLD design), which can also be viewed as correlating one or more of the physical elements of the design's implementation in the PLD with one or more of the design's logical elements.
REFERENCES:
patent: 5649176 (1997-07-01), Selvidge et al.
patent: 5764076 (1998-06-01), Lee et al.
patent: 5802290 (1998-09-01), Casselman
patent: 5946219 (1999-08-01), Mason et al.
patent: 6205574 (2001-03-01), Dellinger et al.
patent: 6525557 (2003-02-01), McManus et al.
patent: 6678646 (2004-01-01), McConnell et al.
patent: 6711674 (2004-03-01), Burnham
patent: 6747478 (2004-06-01), Madurawe
patent: 6990508 (2006-01-01), Mohammed et al.
patent: 7249010 (2007-07-01), Sundararajan et al.
patent: 2002/0150252 (2002-10-01), Wong
U.S. Appl. No. 10/917,033, filed Aug. 12, 2004, Patterson et al.
U.S. Appl. No.: 10/917,042, filed Aug. 12, 2004, Schumacher, Paul R. et al., “Concealed, Non-Intrusive Watermarks for Configuration Bitstreams”, 33 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Jain, Adarsh K., et al.; “Zero Overhead Watermarking Technique for FPGA Designs”; Copyright 2003; GLSVLSI 2003; Apr. 28-29, 2003; pp. 1-6.
Xilinx Application Note: Virtex Series; XAPP151 (v1.5), “Virtex Series Configuration Architecture User Guide” Sep. 27, 2000; pp. 1-45; available from Xilinx, Inc. 2100 Logic Drive, San Jose, California 95124.
Xilinx Application Note: XAPP153 (v1.0), “Status and Control Semaphore Registers Using Partial Reconfiguration”; Jun. 7, 1999; pp. 1-4; available from Xilinx, Inc. 2100. Logic Drive, San Jose, California 95124.
Xilinx Application Note: Virtex II Pro Family; XAPP662 (v2.4), “In-Circuit Partial Reconfiguration of RocketlO Attributes” May 26, 2004; pp. 1-29; available from Xilinx, Inc. 2100 Logic Drive, San Jose, California 95124.
Blodget Brandon J.
McMillan Scott P.
Patterson Cameron D.
Sundararajan Prasanna
Campbell Samuel G.
Lin Sun James
Xilinx , Inc.
LandOfFree
Method and system for generating a bitstream view of a design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for generating a bitstream view of a design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for generating a bitstream view of a design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3969018