Method and system for formal unidirectional bus verification...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000

Reexamination Certificate

active

11065601

ABSTRACT:
A method, system and computer program product for performing verification is disclosed. A high-level description of a design is created and constrained drivers are synthesized from the high-level description of the design. A testbench is generated from the high-level description of the design and the constrained drivers and a formal equivalence is evaluated on the testbench to perform verification.

REFERENCES:
patent: 2005/0125754 (2005-06-01), Schubert et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for formal unidirectional bus verification... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for formal unidirectional bus verification..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for formal unidirectional bus verification... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3882588

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.