Method and system for floor planning non Manhattan...

Details Method and system for floor planning non Manhattan... Method and system for floor planning non Manhattan...

2005-06-28

2005-06-28

Smith, Matthew (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06912704

ABSTRACT:
The present invention introduces methods of creating floor plans and placements for non Manhattan integrated circuits with existing electronic design automation tools. To create a floor plan, an existing Manhattan based floor planning tool is used. The die size for the floor plan is reduced to take into account the improved wiring density of non Manhattan wiring. A non Manhattan global router is then used on the floor plan to create pin placements. The floor plan may create a floor plan having circuit modules with beveled corners to take advantage of diagonal wiring. To create a placement, an existing Manhattan based placer is first used to create an initial placement. The initial placement is then processed by a non Manhattan aware post processor. The post processor performs local optimizations on the initial placement to improve the placement for a non Manhattan routed integrated circuit.

REFERENCES:
patent: 5636129 (1997-06-01), Her
patent: 5673201 (1997-09-01), Malm et al.
patent: 5808330 (1998-09-01), Rostoker et al.
patent: 5889329 (1999-03-01), Rostoker et al.
patent: 5959871 (1999-09-01), Pierzchala et al.
patent: 6407434 (2002-06-01), Rostoker et al.
patent: 6618849 (2003-09-01), Teig et al.
patent: 6687893 (2004-02-01), Teig et al.
patent: 6738960 (2004-05-01), Teig et al.
patent: 6745379 (2004-06-01), Teig et al.
patent: 6795958 (2004-09-01), Teig et al.
patent: 2002/0147958 (2002-10-01), Teig et al.
patent: 2002/0166105 (2002-11-01), Teig et al.
patent: 2002/0174412 (2002-11-01), Teig et al.
patent: 2002/0199165 (2002-12-01), Teig et al.
patent: 2003/0018947 (2003-01-01), Teig et al.
patent: 2003/0023943 (2003-01-01), Teig et al.
patent: 2003/0056187 (2003-03-01), Teig et al.
patent: 2003/0066042 (2003-04-01), Teig et al.
patent: 2003/0066043 (2003-04-01), Teig et al.
patent: 2003/0066044 (2003-04-01), Teig et al.
patent: 2003/0066045 (2003-04-01), Teig et al.
patent: 2003/0079193 (2003-04-01), Teig et al.
patent: 2003/0088844 (2003-05-01), Teig et al.
patent: 2003/0088845 (2003-05-01), Teig et al.
patent: 2003/0101428 (2003-05-01), Teig et al.
patent: 2003/0115566 (2003-06-01), Teig
patent: 2004/0044979 (2004-03-01), Aji et al.
patent: 2004/0098678 (2004-05-01), Teig et al.
patent: 2004/0098680 (2004-05-01), Teig et al.
patent: 2004/0098691 (2004-05-01), Teig et al.
patent: 2004/0098692 (2004-05-01), Teig et al.
patent: 2004/0098693 (2004-05-01), Teig et al.
patent: 2004/0098694 (2004-05-01), Teig et al.
patent: 2004/0098695 (2004-05-01), Teig et al.
patent: 2004/0098696 (2004-05-01), Teig et al.
patent: 2004/0098697 (2004-05-01), Frankle et al.
patent: 2004/0098698 (2004-05-01), Teig et al.
patent: 2004/0103387 (2004-05-01), Teig et al.
Adler et al., “An interactive router for analog IC design”, Proceedings of Design, Automation and Test Conference, Feb. 23, 1998, pp. 414-420.
Cho, “Wiring space and length estimation in two-dimensional arrays”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, No. 5, pp. 612-615.
NN920822, “Global Routing Techniques for Signal Crosstalk Avoidance and Prediction”, IBM Technical Disclosure Bulletin, Aug. 1992, pp. 22-28 (11 pages).

Affiliated with

Also associated with

Rating

Method and system for floor planning non Manhattan... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for floor planning non Manhattan..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for floor planning non Manhattan... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3481584