Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-04-01
2008-04-01
Whitmore, Stacy (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C707S793000, C709S241000
Reexamination Certificate
active
07353467
ABSTRACT:
A multi-faceted portal site acts as a server in the context of an n-tier client/server network, and connects electronic designers and design teams to design and verification tool and service providers on the other through a single portal site. Tools and services accessible to users through the portal site include electronic design automation (EDA) software tools, electronic component information, electronic component databases of parts (or dynamic parts), computing and processing resources, virtual circuit blocks, design expert assistance, and integrated circuit fabrication. Such tools and services may be provided in whole or part by suppliers connected to the portal site. Users accessing the portal site are presented with options in a menu or other convenient format identifying the tools and services available, and are able to more rapidly complete circuit designs by having access to a wide variety of tools and services in a single locale. The portal site may facilitate purchase, lease or other acquisition of the tools and services offered through it. The portal site tracks the movements of users through the portal site in order to learn about the design preferences and design approaches of users individually and in the aggregate. Previous actions taken by the user and by similarly-situated users may be considered in determining which information presented to the user, or in what order to present information to the user, thereby providing contextually-driven access.
REFERENCES:
patent: 5862223 (1999-01-01), Walker et al.
patent: 5878408 (1999-03-01), Van Huben et al.
patent: 5933356 (1999-08-01), Rostoker et al.
patent: 6058426 (2000-05-01), Godwin et al.
patent: 6102961 (2000-08-01), Lee et al.
patent: 6141724 (2000-10-01), Butler et al.
patent: 6269467 (2001-07-01), Chang et al.
patent: 6405215 (2002-06-01), Yaung
patent: 6636853 (2003-10-01), Stephens, Jr.
patent: 2003/0212669 (2003-11-01), Dedhia et al.
patent: 0433066 (1991-06-01), None
patent: 0944002 (1999-09-01), None
patent: 1063599 (2000-12-01), None
patent: WO 0165423 (2001-09-01), None
Benini, L. et al., “Distributed EDA tool integration: the PPP paradigm,” Proceedings of the International Conference on Computer Design, Oct. 1996, IEEE, pp. 448-453.
Blanchard, D., “EDA on the WWW PCB CAD,” Printed Circuit Design, Miller Freeman, Feb. 1998, vol. 15, No. 2, pp. 34-37.
Brglz, F. et al., “A universal client for distributed networked design and computing”, Jun. 2001, IEEE, 401-406.
Chan et al., “WELD—An Environment for Web-Based Electronic Design,” Proceedings of the 35thDesign Automation Conference, May 1998, pp. 146-151.
Dalpasso, M. et al., “Specification and Validation of Distributed IP-based designs with JavaCAD,” Mar. 1999, IEEE, pp. 684-688.
Dalpasso, M. et al., “Virtual simulation of distributed IP-based designs”, Jun. 1999, IEEE, pp. 50-55.
Dieckman, D. et al., “DISCOE: distributed design and analysis to preserve intellectual property”, Sep. 1998, IEEE, pp. 57-60.
Geppert, L., “The Rising Tide of Web-Based Tools and Services Augurs the Next Sea Change in Electronic Design IC Design on the World Wide Web,” IEEE Spectrum, Jun. 1998, vol. 35, No. 6, pp. 45-50.
Konduri et al., “A Framework for Collaborative and Distributed Web-Based Design,” Proceedings of the 36thDesign Automation Conference, Jun. 1999, pp. 898-903.
Larson, N. et al., “Managing Design Processes: A Risk Management Approach,” Nov. 1996, IEEE, pp. 749-759.
Lee, Dong-Eun, et al., “CADIC: computer-aided design on internet with cryptosystem”, Oct. 1998, IEEE, pp. 2670-2674.
Moretti, “Got IP,” Printed Circuit Design, Miller Freeman, Oct. 1998, vol. 15, No. 10, pp. 31-33.
Orfali, Robert et al., “The essential client/server survival guide”, 1996, Katherine Showalter, 2nd ed., pp. 228-233 & 476.
Perrin, B., “Web-Based Circuit Engineering,” Circuit Cellar Ink, Mar. 1999, No. 104, pp. 28-30, 33, 35, 37-38.
Rao et al., “Web-Based Network Analysis and Design,” ACM Transactions of Modeling and Computer Simulation, Jan. 2000, vol. 10, issue 1, pp. 18-38.
Schindler, P. et al., “IP repository, a Web based IP reuse infrastructure,” Custom Integrated Circuits, May 1999, IEEE, pp. 415-418.
Wen et al., “Concurrent-Simulation-Based Remote IP Evaluation over the Internet for System-On-Chip Design,” 14thInternational Symposium on System Synthesis, Sep. 2001, pp. 233-238.
Wilsey, P., “Web-Based Analysis and Distributed IP,” Proceedings of the 1999 Winter Simulation Conference, pp. 1445-1453.
Zorian, Y., “Test requirements for embedded core-based systems and IEEE P1500,” Nov. 1997, IEEE, pp. 191-197.
Plymale James M.
Robertson William H.
Bingham & McCutchen LLP
Cadence Design Systems Inc.
Whitmore Stacy
LandOfFree
Method and system for facilitating electronic circuit and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for facilitating electronic circuit and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for facilitating electronic circuit and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2799281