Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-03-31
1999-04-27
Donaghue, Larry D.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395378, 395383, 39580034, 711118, 711119, G06F 1500
Patent
active
058988858
ABSTRACT:
A method and system for executing a non-native stack-based instruction within a computer system is disclosed. In accordance with the method and system of the present invention, a computer system capable of executing a set of non-native stack-access instructions is provided which includes a system memory, an instruction set convertor, and a processor. The system memory is utilized to store the non-native stack-access instructions, and part of the system memory is utilized as a stack. The instruction set convertor is utilized to convert the non-native stack-access instructions to a set of native instructions. When encountering a block of non-native stack-access instructions which include paired push and pop stack operations, the instruction set convertor produces a set of native instructions that ignores paired push and pop stack operations and retains all relevant number values in general purpose registers. The processor then processes the native instructions from the instruction set convertor, in which the immediate paired push and pop operations are eliminated.
REFERENCES:
patent: 4587612 (1986-05-01), Fisk et al.
patent: 4763255 (1988-08-01), Hopkins et al.
patent: 4901233 (1990-02-01), Liptay
patent: 4961141 (1990-10-01), Hopkins et al.
patent: 5043870 (1991-08-01), Ditzel et al.
patent: 5142681 (1992-08-01), Driscoll et al.
patent: 5241679 (1993-08-01), Nakagawa et al.
patent: 5355460 (1994-10-01), Eickemeyer et al.
patent: 5388235 (1995-02-01), Ikenaga et al.
patent: 5481684 (1996-01-01), Richter et al.
patent: 5481693 (1996-01-01), Blomgren et al.
patent: 5490256 (1996-02-01), Mooney et al.
patent: 5542059 (1996-07-01), Blomgren
patent: 5564031 (1996-10-01), Amerson et al.
patent: 5598560 (1997-01-01), Benson
patent: 5732235 (1998-03-01), Kahle
patent: 5797014 (1998-08-01), Gheith
James Gosling, "Java Intermediate Bytecodes", ACM Sig Plan Notices, vol. 30, No. 3, Mar. 1995, pp. 111-118.
Amitava Bandyopadhyay and Yuan F. Zheng, "Combining Both Micro-Code and Hardwired Control in RISC", ECE Department, Clemson University.
Hseih et al., "Java bytecode to native code translation: The caffeine prototype and preliminary results", IEEE Computer Society Press, pp. 90-97, Dec. 1996.
Sun Microelectronics, PicoJava, I Microprocessor core architecture, http://www.sun.com/sparc/whitepapers/wpr-0014-01, Oct. 1996.
Dickol John Edward
Drerup Bernard Charles
Siegmund, Jr. Richard
Dillon Andrew J.
Donaghue Larry D.
International Business Machines - Corporation
Ng Antony P.
Salys Casimer K.
LandOfFree
Method and system for executing a non-native stack-based instruc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for executing a non-native stack-based instruc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for executing a non-native stack-based instruc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-692837