Method and system for estimating processor utilization from...

Electrical computers and digital processing systems: support – Computer power control

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S310000, C713S320000, C713S321000, C713S322000, C713S323000, C713S324000, C713S330000, C713S340000, C702S060000, C702S180000

Reexamination Certificate

active

07925901

ABSTRACT:
A method and system for estimating processor utilization from power measurements provides an estimate of processor utilization that can be computed outside of the processor and operating system. Measurements of the processor power consumption are gathered over short intervals in a histogram. The idle power consumption of the processor is determined, and a threshold value higher than the idle power consumption level is computed from the idle power consumption. The number of histogram counts for bins greater than the threshold is normalized to the total number of measurements, providing a fractional value that corresponds to the processor utilization over the measurement interval. The fractional value can then be used in a power management algorithm that adjusts the frequency and optionally the voltage of the processor or group of processors based on their utilization.

REFERENCES:
patent: 6513124 (2003-01-01), Furuichi et al.
patent: 6704876 (2004-03-01), Iacobovici et al.
patent: 6795927 (2004-09-01), Altmejd et al.
patent: 6795928 (2004-09-01), Bradley et al.
patent: 6816809 (2004-11-01), Circenis
patent: 6829713 (2004-12-01), Cooper et al.
patent: 6845456 (2005-01-01), Menezes et al.
patent: 7017060 (2006-03-01), Therien et al.
patent: 7272517 (2007-09-01), Brey et al.
patent: 7346787 (2008-03-01), Vaidya et al.
patent: 7434083 (2008-10-01), Wilson
patent: 7739548 (2010-06-01), Goodrum et al.
patent: 7757107 (2010-07-01), Goodrum et al.
patent: 2002/0194509 (2002-12-01), Plante et al.
patent: 2002/0194517 (2002-12-01), Cohen et al.
patent: 2003/0065960 (2003-04-01), Rusu et al.
patent: 2003/0126479 (2003-07-01), Burns et al.
patent: 2004/0041538 (2004-03-01), Sklovsky
patent: 2004/0059956 (2004-03-01), Chakravarthy et al.
patent: 2004/0225902 (2004-11-01), Cesare et al.
patent: 2005/0060594 (2005-03-01), Barr et al.
patent: 2006/0129852 (2006-06-01), Bonola et al.
patent: 2006/0156042 (2006-07-01), Desai et al.
patent: 2006/0253715 (2006-11-01), Ghiasi et al.
patent: 2006/0288241 (2006-12-01), Felter et al.
patent: 2006/0294400 (2006-12-01), Diefenbaugh et al.
patent: 2007/0016814 (2007-01-01), Rusu et al.
patent: 2008/0141047 (2008-06-01), Riviere-Cazaux
Wang, et al., “Managing Peak System-Level Power with Feedback Control”, IBM Research Report RC23835, Dec. 2005.
Weiser, et al., “Scheduling for Reduced CPU Energy”, “Proceedings of the First Symposium on Operating Systems Design and Implementation,” Usenix Association Nov. 1994.
Bohrer, et al.: “The Case for Power Management in Web Servers”, IBM Research, Austin TX, 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for estimating processor utilization from... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for estimating processor utilization from..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for estimating processor utilization from... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2683264

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.