Method and system for error correction in flash memory

Details Method and system for error correction in flash memory Method and system for error correction in flash memory

2006-11-08

2010-11-30

Abraham, Esaw T (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C365S185090, C365S200000, C365S201000, C365S233130

Reexamination Certificate

active

07844879

ABSTRACT:
A solid state non-volatile memory unit. The memory unit includes a multi-level solid state non-volatile memory array adapted to store data characterized by a first number of digital levels. The memory unit also includes an analog-to-digital converter having an input and an output. The input of the analog-to-digital converter is adapted to receive data from the multi-level solid state non-volatile memory array. The output of the analog-to-digital converter is adapted to output a digital signal characterized by a second number of digital levels greater than the first number of digital levels.

REFERENCES:
patent: 4610022 (1986-09-01), Kitayama et al.
patent: 5365530 (1994-11-01), Yoshida
patent: 5469448 (1995-11-01), Denissen et al.
patent: 6279133 (2001-08-01), Vafai et al.
patent: 6442726 (2002-08-01), Knefel
patent: 6715116 (2004-03-01), Lester et al.
patent: 6901011 (2005-05-01), Micheloni et al.
patent: 7043162 (2006-05-01), Kubo et al.
patent: 7142612 (2006-11-01), Horowitz et al.
patent: 7259997 (2007-08-01), You
patent: 7310768 (2007-12-01), Eidson et al.
patent: 7346829 (2008-03-01), Riho et al.
patent: 7379505 (2008-05-01), Zaleski et al.
patent: 7668381 (2010-02-01), Masumoto et al.
patent: 2001/0025358 (2001-09-01), Eidson et al.
patent: 2002/0038440 (2002-03-01), Barkan
patent: 2004/0042294 (2004-03-01), Guterman et al.
patent: 2004/0062111 (2004-04-01), Tanzawa et al.
patent: 2004/0083334 (2004-04-01), Chang et al.
patent: 2005/0074173 (2005-04-01), Lee et al.
patent: 2007/0204206 (2007-08-01), Lee et al.
patent: 09-251427 (1997-09-01), None
patent: 246184 (1999-12-01), None
patent: 575806 (2004-02-01), None
patent: WO 02/086719 (2002-10-01), None
patent: WO 2005/036401 (2005-04-01), None
Supplementary European Search Report mailed Jun. 29, 2009, for International Application No. PCT/US2007001620.
Battail et al., “Pseudo-Random Recursive Convolutional Coding for Near-Capacity Performance” Global Telecommunications Conference,IEEEvol. 4, (1993) pp. 23-27.
Benedetto, “Design of Parallel Concatenated Convolutional Codes”IEEE Transactions on Communications, vol. 44, No. 5, (May 1996), pp. 591-600.
Benedetto et al., “Serial Concatenated Trellis Coded Modulation with Iterative Decoding”Proceedings 1997 IEEE International Symposium on Information Theory, (Jun. 29-Jul. 4, 1997) p. 8.
Blaum, “A Family of Efficient Burst-Correcting Array Codes”IEEE Transactions on Information Theory, vol. 36, No. 3, (May 1990) pp. 671-675.
Gallager, “Low-Density Parity-Check Codes”IRE Transactions on Information Theory, (Jan. 1962), pp. 21-28.
Hewitt, “Turbo Product Codes for LMDS”Radio and Wireless Conference, RAWCON 99, IEEE(Aug. 1-4, 1999) pp. 107-111.
Imai and Hirakawa, “A New Multilevel Coding Method Using Error-Correcting Codes”IEEE Transactions on Information Theory, vol. IT-23, No. 3, (May 1977) pp. 371-377.
Ungerboeck, “Channel Coding with Multilevel/Phase Signals”IEEE Transactions on Information Theory, vol. IT-28, No. 1, (Jan. 1982), pp. 55-67.
Wei, “Trellis-Coded Modulation with Multidimensional Constellations”IEEE Transactions on Information Theory, vol. IT-33, No. 4, (Jul. 1987), pp. 483-501.
Wicker, Ed., “Error Control Systems for Digital Communication and Storage” Prentice-Hall, Inc., Englewood Cliffs, NJ, © 1995. The title page, copyright page and table of contents are enclosed herewith. 9 pages total.
Wu, U.S. Appl. No. 09/730,603 (MP0065) 57 pages total.
Examination Report mailed Sep. 28, 2009, for European Patent Application No. 07718319.2.
Examination Report mailed Sep. 28, 2009, for European Patent Application No. 07718293.9.
International Search Report mailed Oct. 18, 2007, for International Application No. PCT/US2007/0001623 (2 pages).
Written Opinion of the International Searching Authority mailed on Oct. 18, 2007, for International Application No. PCT/US2007/0001623 (5 pages).
Supplementary European Search Report mailed Jun. 24, 2009, for International Application No. PCT/US2007/0001623 (6 pages).
Taiwan Intellectual Property Office Text of the First Office Action for Application No. 096102390 dated Apr. 7, 2010, including English translation (17 pages).
U.S. Office Action dated Jan. 27, 2010, directed against U.S. Appl. No. 11/598,178, (15 pages).
U.S. Office Action dated Jun. 14, 2010, directed against U.S. Appl. No. 11/598,178, (13 pages).

Affiliated with

Also associated with

Rating

Method and system for error correction in flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for error correction in flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for error correction in flash memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4185861