Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-10-30
2007-10-30
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
11232745
ABSTRACT:
The present invention is a method and system for schematically embedding wire model objects into a schematic design of an integrated circuit. The method includes estimating a wiring routing geometry for each signal path in the circuit, selecting one or more cascading wire model objects (“WMOs”) for each segment in each geometry, and substituting each signal path with the respective one or more WMOs.
REFERENCES:
patent: 4698760 (1987-10-01), Leback et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5617325 (1997-04-01), Scheafer
patent: 5841672 (1998-11-01), Spyrou et al.
patent: 5875114 (1999-02-01), Kagatani et al.
patent: 6080201 (2000-06-01), Hojat et al.
patent: 6189131 (2001-02-01), Graef et al.
patent: 6317861 (2001-11-01), Hasegawa
patent: 6463567 (2002-10-01), Kozai
patent: 6532577 (2003-03-01), Mbouombouo
patent: 6581195 (2003-06-01), Tanaka
patent: 6880141 (2005-04-01), Tetelbaum
patent: 7159202 (2007-01-01), Lee et al.
patent: 2002/0056070 (2002-05-01), Tanaka
patent: 2004/0111688 (2004-06-01), Lee et al.
patent: 2004/0216062 (2004-10-01), Fan
patent: WO03075189 (2003-09-01), None
Burstein et al., “Timing-influenced layout design”, IBM Technical Disclosure Bulletin, vol. 28, No. 11, Apr. 1986.
Luitjen, “Time-driven CMOS gate placement”, IBM Technical Disclosure Bulletin, vol. 33, No. 1A, Jun. 1990.
Amit Niv
Bustin Ronit
Goren Lidor
Heymann Omer
Leibowitz Moshe
Erez Suzanne
International Business Machines - Corporation
Lin Sun James
LandOfFree
Method and system for embedding wire model objects in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for embedding wire model objects in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for embedding wire model objects in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3897202