Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data...
Reexamination Certificate
2011-03-29
2011-03-29
Bae, Ji H (Department: 2115)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
C713S375000, C713S500000, C713S501000, C331S17700V
Reexamination Certificate
active
07917799
ABSTRACT:
Disclosed are a method of and system for digital frequency clocking in a processor core. At least one-processor core is provided, and that processor core has a clocking subsystem for generating an output clock signal, which may be an analog signal at a variable frequency. Digital frequency control data are transmitted or distributed to the processor core; and that one processor core receives the digital frequency control data transmitted to the core, and uses that received digital frequency control data to set the frequency of the output clock signal of the clocking subsystem of the processor core. Preferably, multiple cores are asynchronously clocked and the core frequencies are independently set, and, there is no phase relationship between the core clocks.
REFERENCES:
patent: 5481573 (1996-01-01), Jacobowitz et al.
patent: 6484041 (2002-11-01), Aho et al.
patent: 6750693 (2004-06-01), Duewer
patent: 6889331 (2005-05-01), Soerensen et al.
patent: 6944780 (2005-09-01), Kranzen et al.
patent: 6963992 (2005-11-01), Cheng et al.
patent: 7124315 (2006-10-01), Espinoza-Ibarra et al.
patent: 7188261 (2007-03-01), Tobias et al.
patent: 7263457 (2007-08-01), White et al.
patent: 7310022 (2007-12-01), Doi
patent: 7350096 (2008-03-01), Boerstler et al.
patent: 7478259 (2009-01-01), Ferraiolo et al.
patent: 7501865 (2009-03-01), Jacobowitz et al.
patent: 2001/0029590 (2001-10-01), Sager et al.
patent: 2002/0169990 (2002-11-01), Sherburne, Jr.
patent: 2002/0184546 (2002-12-01), Sherburne, Jr
patent: 2003/0014682 (2003-01-01), Schmidt
patent: 2003/0120963 (2003-06-01), Jahnke
patent: 2004/0139362 (2004-07-01), Inaba
patent: 2005/0076258 (2005-04-01), Cheung et al.
patent: 2005/0166073 (2005-07-01), Lee
patent: 2006/0030277 (2006-02-01), Cyr et al.
patent: 2006/0133559 (2006-06-01), Glass
patent: 2006/0238227 (2006-10-01), Kim et al.
patent: 2006/0282692 (2006-12-01), Oh
patent: 2007/0064852 (2007-03-01), Jones et al.
patent: 2008/0256381 (2008-10-01), Jacobowitz et al.
patent: 2009/0106576 (2009-04-01), Jacobowitz et al.
Jacobowitz Lawrence
Ritter Mark B.
Stigliani, Jr. Daniel J.
Bae Ji H
International Business Machines - Corporation
Percello, Esq. Louis J.
Scully , Scott, Murphy & Presser, P.C.
LandOfFree
Method and system for digital frequency clocking in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for digital frequency clocking in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for digital frequency clocking in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2735017