Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-03-17
2008-11-11
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07451416
ABSTRACT:
A method and system of designing an electronic circuit includes dividing a chip area of a design into a plurality of bins, identifying a candidate bin in the plurality of bins, and performing an area reduction on the candidate bin.
REFERENCES:
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6480991 (2002-11-01), Cho et al.
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6701505 (2004-03-01), Srinivasan
patent: 6904584 (2005-06-01), Brenner et al.
patent: 7047163 (2006-05-01), Chakraborty et al.
patent: 7178120 (2007-02-01), Hieter et al.
Drumm Anthony DeGroff
Reddy Lakshmi Narasimha
Trevillyan Louise
Garbowski Leigh Marie
International Business Machines - Corporation
McGinn IP Law Group PLLC
Verminski, Esq. Brian P.
LandOfFree
Method and system for designing an electronic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for designing an electronic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for designing an electronic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4028765