Method and system for designing a timing closure of an...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

11156621

ABSTRACT:
Aspects for designing a timing closure of an integrated circuit include instantiating a minimum repeater between at least one block and a corresponding blockage if an interconnect crosses the corresponding blockage and according to a drive of the blockage. The aspects further include instantiating one or more smallest repeaters between at least one pair of connected blocks depending upon a drive of a corresponding interconnect, the instantiation of the smallest repeater being based on pre-determined criteria.

REFERENCES:
patent: 6473889 (2002-10-01), Gluss et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for designing a timing closure of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for designing a timing closure of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for designing a timing closure of an... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3897661

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.