Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1999-11-15
2003-05-27
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S023000
Reexamination Certificate
active
06571370
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to software program and hardware for electronic design automation (EDA), and more particularly, to EDA tools for emulating logic circuits.
BACKGROUND OF THE INVENTION
As the semiconductor manufacturing technology advances, great deals of efforts have been made on the integration of several functional blocks in single chip.
Since today's semiconductor technology allows the system designer to integrate millions of transistors in single chip, it is crucial to design and verify electronic circuits prior to the manufacture of the prototype chip.
Thus, to verify the correctness of the circuit netlist file prior to the manufacturing, an approach known as circuit emulation is sometimes used in conjunction with EDA simulation tools.
Emulation aims to reduce or eliminate delays and costs associated with redesigning and re-manufacturing nonfunctional circuit prototypes.
Presently, various re-configurable logic devices such as field programmable gate arrays (FPGAs) are widely used for the emulation of a circuit design in conjunction with EDA tools, which enable automatic downloading of netlists.
The details of prior art circuit emulating systems are described in U.S. Pat. Nos. 5,884,066, 5,841,967, and 5,329,470.
The prior art, however, has a limitation because the conventional emulation system includes only the target FPGA where the netlists are downloaded for the configuration of the circuit design.
In addition, the prior art has further a limitation since it is inevitable to replace the whole motherboard when the current FPGA is to be upgraded in accordance with the prior art. In other words, since the signal pins on the FPGA are connected to the conducting lines on the motherboard through the dedicated pin locations on the socket, it is inevitable to replace the whole motherboard if the upgraded FPGA has a different type of pin connections.
Furthermore, the prior art has a limitation because the socket for connecting the FPGA to the motherboard becomes too expensive if the number of pins exceeds a certain number.
The soldering technology of the prior art, however, is not still recommendable because it is difficult to replace the emulation circuit board with the upgraded FPGA without damaging the motherboard.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide a method and system for emulating a variety of circuit designs.
It is still another object of the present to provide a method and system for configuring the emulation FPGAs by downloading both the netlists and the microcomputer program simultaneously through a computer interface.
Yet it is another object of the present invention to provide a method and system for configuring the emulation FPGAs of which the control signals, the stimulus, and the microcomputer control signals are generated from the computer.
It is further an object of the present invention to provide a method and system to monitor the operation of the configured FPGAs on the computer. It is still another object of the present invention to provide a method and system for configuring the emulation FPGAs with a variety of capacity and pin types on an emulation board.
The present invention has an advantage that it is a system that can be easily upgraded to more powerful FPGAs as they become available from vendors. This allows the emulation system to be upgraded in power without changing the system's basic motherboard.
Additionally, the present invention involves a system that allows for the use of different types of FPGAs. According to the present invention, the control FPGA is configurable so as to control the microcomputer and the target FPGA.
Since the control FPGA is connected through the emulation bus on the motherboard, the target FPGAs on the option card can be upgraded or switched to different types of FPGAs without affecting the motherboard emulation bus pin locations.
The configuration data can be loaded into the target FPGAs through the control FPGAs. Furthermore, the state of the nodes in the emulation FPGAs can be monitored on the computer screen through the control FPGAs.
REFERENCES:
patent: 5425036 (1995-06-01), Liu et al.
patent: 5841967 (1998-11-01), Sample et al.
patent: 5903744 (1999-05-01), Tseng et al.
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6009256 (1999-12-01), Tseng et al.
patent: 6026230 (2000-02-01), Lin et al.
patent: 6058492 (2000-05-01), Sample et al.
patent: 6106565 (2000-08-01), Stapleton et al.
Siek Vuthe
Volentine & Francos, PLLC
LandOfFree
Method and system for design verification of electronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for design verification of electronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for design verification of electronic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3011016