Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-31
2010-06-08
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C703S013000
Reexamination Certificate
active
07735035
ABSTRACT:
A system, method, computer program product for verification and equivalence checking. In one approach, the system, method, and computer program product analyzes the switching paths in a manner consistent with circuit functionality to provide a complete application which can verify the complex characteristics in the circuits to the accurate RTL model function, including FPGA, ROM Arrays, RAM circuits, and other custom integrated circuit designs.
REFERENCES:
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5764525 (1998-06-01), Mahmood et al.
patent: 5841663 (1998-11-01), Sharma et al.
patent: 5931963 (1999-08-01), Tani
patent: 6148436 (2000-11-01), Wohl
patent: 6163876 (2000-12-01), Ashar et al.
patent: 6247165 (2001-06-01), Wohl et al.
patent: 6336206 (2002-01-01), Lockyear
patent: 6378112 (2002-04-01), Martin et al.
patent: 6457173 (2002-09-01), Gupta et al.
patent: 6490717 (2002-12-01), Pedersen et al.
patent: 6530073 (2003-03-01), Morgan
patent: 6598215 (2003-07-01), Das et al.
patent: 6604065 (2003-08-01), Blomgren et al.
patent: 6611947 (2003-08-01), Higgins et al.
patent: 6738392 (2004-05-01), Thurston
patent: 6742174 (2004-05-01), Chen et al.
patent: 6975976 (2005-12-01), Casavant et al.
patent: 6999910 (2006-02-01), Koford et al.
patent: 7193437 (2007-03-01), Cappelli et al.
patent: 2004/0078179 (2004-04-01), Fuji et al.
Brand, D. “Verification of Large Synthesized Designs” Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-93), Digest of Technical Papers, Santa Clara, California, Nov. 7-11, 1993, pp. 534-537.
Burch, J.R. et al. “Symbolic Model Checking for Sequential Circuit Verification” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Apr. 1994, vol. 13, No. 4, pp. 401-424.
Kuehlmann, A. et al. “Equivalence Checking Using Cuts and Heaps” Proceedings of the 34th Annual ACM/IEEE Design Automation Conference (DAC 97), Anaheim, California, Jun. 9-13, 1997, pp. 263-268.
Pawlovsky, A.P. et al. “Verification of Register Transfer Level (RTL) Designs” Proceedings of the Pacific Rim International Symposium on Fault Tolerant Systems (PRFTS '91), Kawasaki, Japan, Sep. 26-27, 1991, pp. 30-35.
Stoffel, D. et al. “Logic Equivalence Checking by Optimization Techniques” Proceedings of the International Workshop on CAD, Test and Evaluation of Dependability, Beijing, China, Jul. 2-3, 1996, pp. 85-90.
Vakilotojar, V. et al. “RTL Verification of Timed Asynchronous and Heterogeneous Systems Using Symbolic Model Checking” Proceedings of the ASP-DAC '97: Asia and South Pacific Design Automation Conference, Chiba City, Japan, Jan. 28-31, 1997, pp. 181-188.
U.S. Appl. No. 11/271,269, filed Nov. 10, 2005.
Office Action dated Sep. 7, 2007 for U.S. Appl. No. 11/271,269.
Non-Final Office Action dated Feb. 1, 2010 for U.S. Appl. No. 12/260,353.
Hines Mitchell
Khoo Kei-Yong
Lin Chih-Chang
Cadence Design Systems Inc.
Dinh Paul
Nguyen Nha T
Vista IP Law Group LLP
LandOfFree
Method and system for creating a boolean model of multi-path... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for creating a boolean model of multi-path..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for creating a boolean model of multi-path... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4231251