Method and system for controlling refresh in volatile memories

Details Method and system for controlling refresh in volatile memories Method and system for controlling refresh in volatile memories

2007-06-26

2007-06-26

Lam, David (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S189120, C365S230030

Reexamination Certificate

active

11056486

ABSTRACT:
A memory system for controlling memory refresh is provided. An embodiment of the memory system includes a memory configured to operate in a self-refresh mode and an auto-refresh mode, the memory having a plurality of memory locations, and a memory controller configured to access a first one of the memory locations while a second one of the memory locations is being refreshed in the auto-refresh mode. Another embodiment of the memory system includes a memory that can communicate its self refresh address to the memory controller. A further embodiment includes a memory controller that can communicate an auto-refresh address to a memory.

REFERENCES:
patent: 6134169 (2000-10-01), Tanaka
patent: 6269433 (2001-07-01), Jones et al.
patent: 6310814 (2001-10-01), Hampel et al.
patent: 6349068 (2002-02-01), Takemae et al.
patent: 6611470 (2003-08-01), Hidaka
patent: 2005/0265102 (2005-12-01), Remaklus et al.
patent: 2005/0265104 (2005-12-01), Remaklus et al.
patent: 1026595 (1999-12-01), None
patent: 9702652 (1997-02-01), None

Affiliated with

Also associated with

Rating

Method and system for controlling refresh in volatile memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for controlling refresh in volatile memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for controlling refresh in volatile memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3811628