Method and system for controlling power in a chip through a...

Electrical computers and digital processing systems: support – Computer power control – Power conservation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S300000

Reexamination Certificate

active

07421601

ABSTRACT:
A system and method for controlling power and performance in a microprocessor system includes a monitoring and control system integrated into a microprocessor system. The monitoring and control system includes a hierarchical architecture having a plurality of layers. Each layer in the hierarchical architecture is responsive to commands from a higher level, and the commands provide instructions on operations and power distribution, such that the higher levels provide modes of operation and budgets to lower levels and the lower levels provide feedback to the higher levels to control and manage power usage in the microprocessor system both globally and locally.

REFERENCES:
patent: 5903717 (1999-05-01), Wardrop
patent: 5923830 (1999-07-01), Fuchs et al.
patent: 6141770 (2000-10-01), Fuchs et al.
patent: 6275975 (2001-08-01), Lambrecht et al.
patent: 6834353 (2004-12-01), Smith et al.
patent: 7051306 (2006-05-01), Hoberman et al.
patent: 7278034 (2007-10-01), Shipton
patent: 7337339 (2008-02-01), Choquette et al.
patent: 2005/0216222 (2005-09-01), Inoue
patent: 2005/0216775 (2005-09-01), Inoue
T. Simunic et al., “Managing Power Consumption in Networks on Chips”, Proceedings of the 2002 Design Automation and Test in Europe Conf. and Exhibition; 2002; 7 pages.
J. Srinivasan et al., “Predictive Dynamic Thermal Management for Multimedia Applications”, ICS '03, Jun. 23-26, 2003; San Francisco, CA; pp. 109-120.
K. Sekar et al., “Dynamic Platform Management for Configurable Platform-Based System-on-Chips”, Proceedings of the Int'l Conf. on Computer Aided Design (ICCAD '03); 2003; pp. 641-648.
K. Skadron et al., “Temperature-Aware Microarchitecture: Modeling and Implementation”, ACM Transactions on Architecture and Code Optimization, vol. 1, No. 1, Mar. 2004, pp. 94-125.
K. Skadron, “Hybrid Architectural Dynamic Thermal Management”, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (2004); 6 pages.
P. Juang, et al., “Coordinated, Distributed, Formal Energy Management of Chip Multiprocessors”, ISLPED '05; Aug. 8-10, 2005; San Diego, CA; pp. 127-130.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for controlling power in a chip through a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for controlling power in a chip through a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for controlling power in a chip through a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3982596

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.