Method and system for clock tree synthesis of an integrated...

Details Method and system for clock tree synthesis of an integrated... Method and system for clock tree synthesis of an integrated...

2005-10-27

2008-12-16

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07467367

ABSTRACT:
Aspects for clock tree synthesis of an integrated circuit include performing top-level clock tree synthesis, and estimating one or more block-level clock tree structures of the integrated circuit. The block-level clock tree structure is estimated based on a grid-based clock tree estimation, wherein each block is subdivided into one or more grids. The aspects further include merging of the estimated block-level clock tree structures with the top-level clock tree synthesis.

REFERENCES:
patent: 4797842 (1989-01-01), Nackman et al.
patent: 5430397 (1995-07-01), Itoh et al.
patent: 5656963 (1997-08-01), Masleid et al.
patent: 5691662 (1997-11-01), Soboleski et al.
patent: 6080206 (2000-06-01), Tadokoro et al.
patent: 6205571 (2001-03-01), Camporese et al.
patent: 6223329 (2001-04-01), Ling et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6480989 (2002-11-01), Chan et al.
patent: 6480991 (2002-11-01), Cho et al.
patent: 6546537 (2003-04-01), Komoda
patent: 6546540 (2003-04-01), Igarashi et al.
patent: 6609241 (2003-08-01), Yonemori
patent: 6651232 (2003-11-01), Pileggi et al.
patent: 6661736 (2003-12-01), Magoshi
patent: 6665849 (2003-12-01), Meuris et al.
patent: 6845492 (2005-01-01), Frank et al.
patent: 7272808 (2007-09-01), Sharma et al.
patent: 7280945 (2007-10-01), Weiner et al.
patent: 7308666 (2007-12-01), Li
patent: 7392495 (2008-06-01), Cherukupalli et al.
patent: 2004/0225981 (2004-11-01), Cocchini
patent: 2007/0038430 (2007-02-01), Walker et al.
patent: 2007/0157133 (2007-07-01), Cheng et al.
patent: 2008/0141206 (2008-06-01), He

Affiliated with

Also associated with

Rating

Method and system for clock tree synthesis of an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for clock tree synthesis of an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for clock tree synthesis of an integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4036817