Method and system for characterizing interconnect data within an

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364488, G06F 1750

Patent

active

058318704

ABSTRACT:
A method and system for characterizing interconnect data within an integrated circuit in order to facilitate parasitic capacitance estimation is disclosed. An integrated circuit typically includes a substrate layer and several metal layers. In accordance with the method and system of the present invention, an overlapping area of interconnect wires is first identified within the integrated circuit. This overlapping area, which is a polygon, may be formed between the substrate layer and at least one interconnect wire in one of the several metal layers. The overlapping area may also be formed between two interconnect wires, each in a different one of the several metal layers. A netname for the overlapping area is then recorded. Finally, a netname of an interconnect wire in a metal layer that is at the same level of an interconnect wire within the overlapping area and an associated distance from each side of the overlapping area is recorded, for every interconnect wire within the overlapping area. By utilizing these recorded information, the parasitic capacitance of the integrated circuit can be estimated more efficiently.

REFERENCES:
patent: 3755689 (1973-08-01), Elmer et al.
patent: 5367469 (1994-11-01), Hartoog
patent: 5379232 (1995-01-01), Komoda
patent: 5452224 (1995-09-01), Smith, Jr. et al.
patent: 5502644 (1996-03-01), Hamilton et al.
patent: 5504037 (1996-04-01), Iwamatsu
patent: 5610833 (1997-03-01), Chang et al.
patent: 5629860 (1997-05-01), Jones et al.
patent: 5706206 (1998-01-01), Hammer et al.
"Time Efficient VLSI Artwork Analysis Algorithms in Goalie2," Chiang et al., 25th ACM/IEEE Design Automation Conference, 1988.
"Plane-Sweep Algorithms for Intersecting Geometric Figures," J. Nievergelt et al., Communications fo the ACM, 1982.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for characterizing interconnect data within an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for characterizing interconnect data within an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for characterizing interconnect data within an will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-697132

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.