Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2007-03-27
2007-03-27
Fleming, Fritz (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S233000, C712S237000, C712S240000
Reexamination Certificate
active
10822468
ABSTRACT:
A method and system for changing the executable status of an operation following a branch misprediction. In one embodiment, a method may include predicting an execution path of a first conditional branch operation stored in an entry of a trace cache, and in response to predicting the execution path, if a first operation stored in the entry of the trace cache is not in the execution path according to the prediction, assigning to the first operation a non-executable status indicative that the first operation is not in the execution path. The method may further include detecting that the prediction is incorrect subsequent to assigning the non-executable status to the first operation and assigning an executable status to the first operation in response to detecting the incorrect prediction, where the executable status is indicative that the first operation is in the execution path.
REFERENCES:
patent: 3896419 (1975-07-01), Lange et al.
patent: 5210843 (1993-05-01), Ayers
patent: 5381533 (1995-01-01), Peleg
patent: 5881261 (1999-03-01), Favor et al.
patent: 5896528 (1999-04-01), Katsuno et al.
patent: 5930497 (1999-07-01), Cherian et al.
patent: 6014742 (2000-01-01), Krick et al.
patent: 6167536 (2000-12-01), Moann
patent: 6185675 (2001-02-01), Kranich et al.
patent: 6195744 (2001-02-01), Favor et al.
patent: 6216206 (2001-04-01), Peled et al.
patent: 6233678 (2001-05-01), Bala
patent: 6247121 (2001-06-01), Akkary et al.
patent: 6256727 (2001-07-01), McDonald
patent: 6256728 (2001-07-01), Witt et al.
patent: 6339822 (2002-01-01), Miller
patent: 6345295 (2002-02-01), Beardsley et al.
patent: 6357016 (2002-03-01), Rodgers et al.
patent: 6449714 (2002-09-01), Sinharoy
patent: 6493821 (2002-12-01), D'Sa et al.
patent: 6578128 (2003-06-01), Arsenault et al.
patent: 6823428 (2004-11-01), Rodriguez et al.
patent: 6973543 (2005-12-01), Hughes
patent: 7003629 (2006-02-01), Alsup
patent: 2002/0095553 (2002-07-01), Mendelson et al.
patent: 2002/0144101 (2002-10-01), Wang et al.
patent: 2003/0023835 (2003-01-01), Kalafatis et al.
patent: 2004/0083352 (2004-04-01), Lee
patent: 2004/0143721 (2004-07-01), Pickett et al.
patent: 2004/0193857 (2004-09-01), Miller et al.
patent: 2004/0216091 (2004-10-01), Groeschel
patent: 2005/0076180 (2005-04-01), Smaus et al.
patent: 2005/0125613 (2005-06-01), Kim et al.
patent: 2005/0125632 (2005-06-01), Alsup et al.
patent: 957428 (1999-11-01), None
patent: 2281101 (2003-04-01), None
E. Rotenberg, S. Bennett, and J.E. Smith, Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching, In Proceedings of the 29th Annual International Symposium on Microarchitecture, Nov. 1996. p. 3.
Friendly et al., Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors, 1998 IEEE, (pp. 173-181).
Lai et al., “Dead-Block Prediction & Dead-Block Correlating Prefetchers,” 2001 IEEE, (11 Pages).
Jacobson, et al., “Instruction Pre-Processing in Trace Processors,” IEEE Xplore, Jan. 1999, 6 pages.
Yuan Chou, et al., “Instruction Path Coprocessors,” Mar. 2000, pp. 1-24.
Sanjay J. Patel, et al., “replay: A Hardware Framework for Dynamic Optimization,” IEEE, vol. 50, No. 6, Jun. 2001, pp. 590-608.
Patterson, et al., “Computer Architecture A Quantitative Approach,” Second Edition, Morgan Kaufmann Publishers, Inc., 1996, pp. 271-278.
Bryan Black, et al., “The Block-Based Trace Cache,” IEEE, 1999, pp. 196-207.
Hinton, G., et al., “A 0.18-MUM CMOS IA-32 Processor with a 4-GHz Integer Execution Unit,” IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, pp. 1617-1627.
Palmer, et al., “Fido: A Cache That Learns to Fetch,” Proceedings of the 17th International Conference on Very Large Data Bases, Barcelona, Sep. 1991, pp. 255-264.
Chen et al., “Eviction Based Cache Placement for Storage Caches,” USENIX 2003 Annual Technical Conference, (13 pages).
Merten, et al., “An Architectural Framework for Run-Time Optimization,” Jun. 2001, pp. 1-43.
Jourdan, et al., “Increasing the Instruction-Level Parallelism through Data-Flow Manipulation,” Intel, 11 pages.
Bryan Black, et al., “Turboscalar: A High Frequency High IPC Microarchitecture,” Dept. of Electrical and Computer Engineering, Carnegie Mellon Univ., Jun. 2000.
Grant Braught, “Clas #21-Assemblers, Labels & Pseudo Instructions,” Dickenson College, Fall Semester 2000, 6 pages.
U.S. Appl. No. 10/676,437, filed Oct. 1, 2003, Alsup, et al.
U.S. Appl. No. 10/615,506, filed Jul. 8, 2003, Alsup.
U.S. Appl. No. 10/755,742, filed Jan. 12, 2004, Smaus, et al.
Alsup Mitchell
Sander Benjamin T.
Advanced Micro Devices , Inc.
Fleming Fritz
Kowert Robert C
Lai Vincent
Meyertons, Hood, Kivlin, Kowert & Goetzel P.c.
LandOfFree
Method and system for changing the executable status of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for changing the executable status of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for changing the executable status of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3782041