Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-01-26
2008-11-25
Kim, Hong (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S134000, C711S135000, C711S136000, C711S159000, C711S160000
Reexamination Certificate
active
07457920
ABSTRACT:
The proposed system and associated algorithm when implemented improves the processor cache miss rates and overall cache efficiency in multi-core environments in which multiple CPU's share a single cache structure (as an example). The cache efficiency will be improved by tracking CPU core loading patterns such as miss rate and minimum cache line load threshold levels. Using this information along with existing cache eviction method such as LRU, results in determining which cache line from which CPU is evicted from the shared cache when a capacity conflict arises. This methodology allows one to dynamically allocate shared cache entries to each core within the socket based on the particular core's frequency of shared cache usage.
REFERENCES:
patent: 6314498 (2001-11-01), Arimilli et al.
patent: 6393525 (2002-05-01), Wilkerson et al.
patent: 6591347 (2003-07-01), Tischler et al.
patent: 6681295 (2004-01-01), Root et al.
patent: 6681297 (2004-01-01), Chauvel et al.
patent: 6751706 (2004-06-01), Chauvel et al.
patent: 7076609 (2006-07-01), Garg et al.
patent: 2005/0071564 (2005-03-01), Luick
patent: 2005/0135626 (2005-06-01), Ball et al.
patent: 2007/0168617 (2007-07-01), Borkenhagen et al.
Kharbutli, M. and Solihim, Y., “Counter-Based Cache Replacement Algorithms”. 2005, IEEE, International Conference on Computer Design.
“Last Level Cache (LLC) Performance . . . ”, Jaleel, A. et al., High Performance Computer Architecture, 2006. The 12th International Symposium, Feb. 11-15, 2006 pp. 88-98.
“Exploring the Cache Design for Large Scale CMPs”, Hsu, L. et al., Workshop dasCMP2005, the 38th Annual International Symp on Microarchitecture, Nov. 13, 2005, Barcelona.
Kornegay Marcus Lathan
Pham Ngan Ngoc
International Business Machines - Corporation
Kim Hong
MAXVALUEIP LLC
Savla Arpan
LandOfFree
Method and system for cache eviction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for cache eviction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for cache eviction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4039384