Method and system for bypassing memory controller components

Details Method and system for bypassing memory controller components Method and system for bypassing memory controller components

2002-02-19

2004-06-01

Nguyen, T. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S138000, C711S150000, C711S167000, C711S168000, C711S213000, C712S233000, C712S237000

Reexamination Certificate

active

06745308

ABSTRACT:

FIELD OF THE DISCLOSURE
The present invention relates generally to memory and more particularly to handling memory requests.
BACKGROUND
The more components of the memory controller used, the deeper a pipeline for processing a memory request is considered. Deeper processing pipelines are associated with more latency due to the added processing used to propagate memory requests through the processing pipeline. Read requests to access data from RAM are generally processed through a deep processing pipeline of the memory controller. Memory controller components that make up the processing pipeline are used to handle requests from various clients. The memory controller components organize memory requests to deal with request dependencies, in which some memory requests are to be processed before others. The components also prioritize some memory requests over others. However, to reduce the amount of time taken in processing, some memory controller components may be bypassed.
Bypassing memory controller components to reduce latency is known. However, clients must be provided with a large amount of information. Clients are provided information to decide whether or not to bypass various memory controller components. Various operating parameters of the memory controller components usually need to be known in order to allow the components to be bypassed by a particular client. Only components that are idle or have no other memory requests to process may be bypassed. A client is generally provided with information regarding the memory being accessed, particular pages, which are currently open, physical addresses and memory configurations. Memory controller systems provide clients with enough information regarding particular memory configurations and the status of the memory controller components before the client may decide to allow a particular memory request to be bypassed. The need to transfer such a large amount of information reduces the efficiency with memory request bypassing since the information is transferred to the client for every request to be bypassed. This problem becomes further complicated when the memory controller includes asynchronous components, such as due to memory using a separate clock. From the above discussion it should be apparent that an improved method is needed for providing bypassing for memory requests.


REFERENCES:
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5371874 (1994-12-01), Chinnaswamy et al.
patent: 5717882 (1998-02-01), Abramson et al.
patent: 5890219 (1999-03-01), Scaringella et al.
patent: 6006296 (1999-12-01), Gold et al.
patent: 6253276 (2001-06-01), Jeddeloh
patent: 6366992 (2002-04-01), Manning
Hiraki et al, “Stage-Skip Pipeline: A low Power Processor Architecture Using a Decoded Instruction Buffer”, Low Power Electronics and Design, 1996. International Symposium on. pp. 353-358.*
Abnous et al, “Pipelining and bypassing in a VLIW procesor”, Parallel and Distributed Systems, IEEE Transaction. 1994. pp. 658-664.*
Ahuja et al, “The performance impact of incomplete bypassing processor pipelines”, Microarchitecture, 1995. Proceedings of the 28th International Symposium on. pp. 36-45.

Affiliated with

Also associated with

Rating

Method and system for bypassing memory controller components does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for bypassing memory controller components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for bypassing memory controller components will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3339463