Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2006-02-07
2006-02-07
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S053000, C710S054000, C710S055000, C710S057000
Reexamination Certificate
active
06996640
ABSTRACT:
The present invention provides method, data transfer controller and system for asynchronously transferring data. The method allows to provide a buffer device. The method further allows to define in the buffer device a plurality of buffer segments. Respective ones of the buffer segments are filled with data from at least one data source device operating in a respective clock domain. Upon any respective buffer segment being filled up, the method allows to generate an indication of availability of the contents of the respective buffer segment to at least one data destination device operating in a respective clock domain. The clock domain of the at least one source device is distinct than the clock domain of the at least one destination device.
REFERENCES:
patent: 4463443 (1984-07-01), Frankel et al.
patent: 4750113 (1988-06-01), Buggert
patent: 4888739 (1989-12-01), Frederick et al.
patent: 5450546 (1995-09-01), Krakirian
patent: 5471583 (1995-11-01), Au et al.
patent: 5513224 (1996-04-01), Holt
patent: 5524270 (1996-06-01), Haess et al.
patent: 5668767 (1997-09-01), Barringer
patent: 5717342 (1998-02-01), Lotfi et al.
patent: 5721839 (1998-02-01), Callison et al.
patent: 5758192 (1998-05-01), Alfke
patent: 5832308 (1998-11-01), Nakamura et al.
patent: 5884099 (1999-03-01), Klingelhofer
patent: 5892920 (1999-04-01), Arvidsson et al.
patent: 5898893 (1999-04-01), Alfke
patent: 5918073 (1999-06-01), Hewitt
patent: 5948082 (1999-09-01), Ichikawa
patent: 6088743 (2000-07-01), Takeda
patent: 6101575 (2000-08-01), Simms et al.
patent: 6263410 (2001-07-01), Kao et al.
patent: 2001/0011311 (2001-08-01), Takeda
Lois Cartier, “Using Select-RAM Memory in XC4000 Series FPGAs,” Jul. 7, 1996, XILINX Application Note, XAPP 057 Version 1.0, pp. 1-2.
Hill Timothy R.
Trocine Thomas
Adaptec, Inc.
Beusse Brownlee Wolter Mora & Maire P.A.
Chen Alan S
Huynh Kim
Mora Enrique J.
LandOfFree
Method and system for asynchronously transferring data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for asynchronously transferring data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for asynchronously transferring data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3638747