Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-23
2006-05-23
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07051300
ABSTRACT:
A method is provided for architectural integrated circuit power estimation. The method may include receiving a plurality of respective energy events, receiving a plurality of base-level energy models, and generating a plurality of power models. Each power model may hierarchically instantiate one or more of the base-level energy models. The method may further include mapping each respective energy event to one or more of the plurality of power models. The method may further include hierarchically evaluating a particular base-level energy model corresponding to a given respective energy event, estimating an energy associated with evaluation of the particular base-level energy model, and accumulating the energy in a power estimate corresponding to the given respective energy event.
REFERENCES:
patent: 6865526 (2005-03-01), Henkel et al.
Kamble et al., “Analytical Energy Dissipation Models for Low Power Caches”, Aug. 1997, IEEE Symposium on Low Power Electronics and Design, Proceedings, pp. 143-148.
Duarte et al., “Impact of Technology Scaling in the Clock System Power”, Apr. 2002, IEEE Computer Society Annual Symposium on VLSI, Proceedings, pp. 52-57.
“Wattch: A Framework for Architectual-Level Power Analysis and Optimizations”, Brooks, et al, ISCA, 2000, Bancouver BC Canada, 1-58113-22-8/00/6.
“An Enhanced Access and Cycle Time Model for On-Chip Caches”, Wilton, et al, Western Research Laboratory, Palo Alto, CA, Jul, 1994.
“Evaluation of Architecture-Level Power Estimation for CJMOS RISC Processors”, Sato, et al, IEEE, 1995, 0 7803-3036-6/95.
“Power and Performance Simulator:ESP and its Application for 100MIPS/W Class RISC Design”, Sato, et al, IEEE, 1994, 0-7803-1953-2/94.
“A Technique to Determine Power-Efficient, High-Performance Superscaler Porcessors”, Conte, et al, IEEE, 1995, 1060-3425/95.
“Reducing Power in High-Performance Microprocessors”, Tiwari, et al, ACM, San Diego, CA, 1998, 0-897-964-5/98/06.
“Instruction-Level Power Estimation for Embedded VLIW Cores”, Sami, et al, ACM San Diego, CA, 2000, 1 58114-268-9/00/5.
“Power Estimation of System-Level Buses for Microprocessor-Based Architectures: A Case Study”, Fomaciari, et al, Proceedings of the 1999 IEEE International Conference on Computer Design, Oct., 1999, Austin, TX.
“System-Level Power Optimization: Techniques and Tools”, Benini, et al, ACM, San Diego, CA, 1999, 1-58113-133-X/99/0008.
“Architectural Level Hierarchical Power Estimation of Control Units”, Chen, et al, IEEE, 1998, 0-7803-4980-6/98.
“Microprocessor Power Estimation Using Profile-Driven Program Synthesis”, Hsieh, et al, IEEE, 1998, 0278-0070/98.
Barnes Leslie A.
Keltcher Paul S.
Meier Stephan G.
Shen Gene W.
Advanced Micro Devices , Inc.
Kivlin B. Noäl
Lin Sun James
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Method and system for architectural power estimation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for architectural power estimation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for architectural power estimation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3576872