Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2007-01-30
2007-01-30
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S149000
Reexamination Certificate
active
10210839
ABSTRACT:
A system including a multi-port storage device (e.g., a disk drive) and at least two users, each user coupled to a port of the storage device by a serial link. The storage device has an operational portion and an interface (including arbitration circuitry) between its ports and the operational portion. In response to a set of competing priority bids from the users, the arbitration circuitry grants one bid (including by sending an acknowledgement to the successful bidder) and preferably holds each non-granted competing bid without sending any notification to the unsuccessful bidder until the successful bidder sends a deselect signal. The system can be a RAID system including at least two disk drives and at least two controllers, where at least one drive is a multi-port device shared by at least two of the controllers. Preferably, each priority bid and deselect signal is a primitive code (e.g., an ordered sequence of a 10-bit control character and three 10-bit data characters in SATA format). Other aspects of the invention are multi-port storage devices and users for use in such a system.
REFERENCES:
patent: 4637012 (1987-01-01), Crabbe, Jr.
patent: 4796232 (1989-01-01), House
patent: 4818985 (1989-04-01), Ikeda
patent: 4937781 (1990-06-01), Lee et al.
patent: 5038274 (1991-08-01), Nielsen
patent: 5235689 (1993-08-01), Baker et al.
patent: 5276842 (1994-01-01), Sugita
patent: 5506977 (1996-04-01), Jones
patent: 5526494 (1996-06-01), Iino et al.
patent: 5535339 (1996-07-01), Kim
patent: 5583872 (1996-12-01), Albrecht et al.
patent: 5610808 (1997-03-01), Squires et al.
patent: 5664145 (1997-09-01), Apperley et al.
patent: 5729702 (1998-03-01), Creedon et al.
patent: 5764924 (1998-06-01), Hong
patent: 5768211 (1998-06-01), Jones et al.
patent: 5812754 (1998-09-01), Lui et al.
patent: 5952936 (1999-09-01), Enomoto
patent: 5958064 (1999-09-01), Judd et al.
patent: 6032216 (2000-02-01), Schmuck et al.
patent: 6122706 (2000-09-01), Leong et al.
patent: 6282469 (2001-08-01), Rogers et al.
patent: 6321309 (2001-11-01), Bell et al.
patent: 6408358 (2002-06-01), Uchiyama et al.
patent: 6421760 (2002-07-01), McDonald et al.
patent: 6601134 (2003-07-01), Yamagami et al.
patent: 6895455 (2005-05-01), Rothberg
patent: 2002/0041650 (2002-04-01), Richmond
patent: 2002/0095637 (2002-07-01), Gaultier
patent: 2003/0140201 (2003-07-01), Takizawa
patent: WO 99/26137 (1999-05-01), None
APT Technologies, Inc., et al., “Serial ATA: High Speed Serialized AT Attachment”, Revision 1.0, Aug. 29, 2001, pp. 1-267.
Weber, Ralph O., editor, “Information Technology—SCSI Architecture Model—2(SAM-2)”, T10 Projected 1157-D, Revision 23, Mar. 16, 2002, pp. 1-118.
Elliott, Robert C., editior, “Information Technology—Serial Attached SCSI(SAS)”, T10 Project 1562-D, Revision Od, Jul. 8, 2002, pp. 1-248.
Lee Frank Sai-Keung
Norman Robert D.
Girard & Equitz LLP
Kim Matthew
Silicon Image Inc.
Tsai Sheng-Jen
LandOfFree
Method and system for arbitrating priority bids sent over... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for arbitrating priority bids sent over..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for arbitrating priority bids sent over... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3739113