Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Patent
1997-11-19
2000-01-11
Ellis, Richard L.
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Reducing an impact of a stall or pipeline bubble
712225, G06F 938
Patent
active
060147377
ABSTRACT:
A method and system for automatically stalling a pipeline of a processor to insure input/output (I/O) data integrity, where the processor has a write buffer and allows read instructions to bypass write instructions. Within the processor, write instructions are stored in a write buffer and read instructions are allowed, in certain circumstances, to bypass these stored write instructions. The present invention utilizes the operating system (OS) of a computer system to collect, in the page frame number (PFN) information, an indication as to whether or not a particular memory range is located in I/O memory space. The I/O memory space is defined as memory space that is used to communicate information to and from a peripheral device. When a memory address is placed into a translation lookaside buffer (TLB) of the processor, it is stored with the above indication. If this memory address is associated with a write instruction that becomes stored in the write buffer, the indication is copied into the write buffer. Each time a read instruction is processed by the processor, a check is made to determine if the read instruction is within I/O memory space. If not, the read is allowed to bypass any write instructions in the write buffer. If so, a check is made if any write instructions of the write buffer also involve I/O memory space. If not, the read is allowed to bypass any write instructions in the write buffer. If so, the read instruction is not allowed to bypass, and a pipeline stall is invoked to clear the write buffer. Then, the read instruction can proceed.
REFERENCES:
patent: 5148526 (1992-09-01), Nishimukai et al.
patent: 5471598 (1995-11-01), Quattromani et al.
patent: 5615350 (1997-03-01), Hesson et al.
patent: 5878245 (1999-03-01), Johnson et al.
Ellis Richard L.
Sony Corporation of Japan
Sony Electronics Inc.
LandOfFree
Method and system for allowing a processor to perform read bypas does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for allowing a processor to perform read bypas, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for allowing a processor to perform read bypas will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1470711