Method and system for a serial peripheral interface

Static information storage and retrieval – Read/write circuit – Simultaneous operations

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S189020, C365S189030, C365S189180, C365S189190, C365S193000, C365S233100, C365S233190

Reexamination Certificate

active

07613049

ABSTRACT:
A method for dual I/O data read in an integrated circuit which includes a serial peripheral interface memory device. In an embodiment, the memory device includes a clock signal, a plurality of pins, and a configuration register. In an embodiment, the configuration register includes a wait cycle count. The method includes transmitting a read address to the memory device using a first input/output pin and a second input/output pin concurrently. In an embodiment, the read address includes at least a first address bit and a second address bit, the first address bit being transmitted using the first input/output pin, and the second address bit being transmitted using the second input/output pin. The method includes accessing the memory device for data associated with the address and waiting a predetermined number clock cycles associated with the wait cycle count. The method includes transferring the data from the memory device using the first input/output pin and the second input/output pin concurrently.

REFERENCES:
patent: 5673233 (1997-09-01), Wright et al.
patent: 5966723 (1999-10-01), James et al.
patent: 5966724 (1999-10-01), Ryan
patent: 6243797 (2001-06-01), Merritt
patent: 6418059 (2002-07-01), Kreifels et al.
patent: 6892269 (2005-05-01), Polizzi et al.
patent: 7151705 (2006-12-01), Polizzi et al.
patent: 7277973 (2007-10-01), Bando
patent: 7289386 (2007-10-01), Bhakta et al.
patent: 7397717 (2008-07-01), Chen et al.
patent: 7515471 (2009-04-01), Oh et al.
patent: 7532537 (2009-05-01), Solomon et al.
patent: 2006/0067123 (2006-03-01), Jigour et al.
patent: 2006/0143366 (2006-06-01), Yang et al.
Office Action of Chinese Application No. 2008100022950, dated Jun. 12, 2009, 3 pages total.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for a serial peripheral interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for a serial peripheral interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for a serial peripheral interface will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4054366

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.