Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2008-09-23
2008-09-23
Bragdon, Reginald G. (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S202000, C711S206000
Reexamination Certificate
active
11075211
ABSTRACT:
A method of performing a translation from a guest virtual address to a host physical address in a virtual machine environment includes receiving a guest virtual address from a host computer executing a guest virtual machine program and using the hardware oriented method of the host CPU to determine the guest physical address. A second level address translation to a host physical address is then performed. In one embodiment, a multiple tier tree is traversed which translates the guest physical address into a host physical address. In another embodiment, the second level of address translation is performed by employing a hash function of the guest physical address and a reference to a hash table. One aspect of the invention is the incorporation of access overrides associated with the host physical address which can control the access permissions of the host memory.
REFERENCES:
patent: 7089377 (2006-08-01), Chen
patent: 2006/0075285 (2006-04-01), Madukkarumukumana et al.
patent: 2006/0161719 (2006-07-01), Bennett et al.
Bragdon Reginald G.
Microsoft Corporation
Vo Thanh D
Woodcock & Washburn LLP
LandOfFree
Method and system for a second level address translation in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for a second level address translation in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for a second level address translation in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3951293