Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-11-27
2004-06-15
Thai, Xuan M. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S104000, C710S107000, C710S063000, C710S311000, C710S312000, C710S315000, C710S100000
Reexamination Certificate
active
06751697
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to audio, video, and audio/video interconnected systems for home and office use. In particular, the present invention relates to a multi-phase reset on a bus bridge interconnect.
BACKGROUND OF THE INVENTION
With the development of consumer electronic audio/video (A/V) equipment, and the advance of digital A/V applications, such as consumer A/V device control and signal routing and home networking, various types of data in various formats can now be transferred among several audio/video control (AV/C) devices via one digital bus system. However, many current systems do not have sufficient bandwidth resources to transfer and display all the different types of data at the same time.
Typical computer systems solve the bandwidth problem by increasing the bandwidth of the system bus to handle all of these forms, types and amount of data. As a result, as users request more types of information, such as in multimedia applications, the system bus has become more clogged with information other than information directly utilized and needed by the main processor.
Many computer systems incorporate at least two buses. A first bus, commonly referred to as a memory bus, is typically used for communications between a central processor and a main memory. A second bus, known as a peripheral bus, is used for communications between peripheral devices such as graphics systems, disk drives, or local area networks. To allow data transfers between these two buses, a bus bridge is utilized to “bridge”, and thereby couple, the two buses together.
One example of a high-speed bus system for interconnecting A/V nodes, configured as a digital interface used to transport commands and data among interconnecting audio/video control (AV/C) devices, is the IEEE 1394 standard serial bus implemented by IEEE Std 1394-1995,
Standard For A High Performance Serial Bus
, Aug. 30, 1996 (hereinafter “IEEE 1394 standard”) and other related 1394 standards.
The IEEE 1394 standard is an international standard for implementing a high-speed serial bus architecture, which supports both asynchronous and isochronous format data transfers. The IEEE 1394 standard defines a bus as a non-cyclic interconnect, consisting of bus bridges and nodes. Within a non-cyclic interconnect, devices may not be connected together so as to create loops. Within the non-cyclic interconnect, each node contains an AV/C device, and bus bridges serve to connect buses of similar or different types.
The primary task of a bridge is to allow data to be transferred on each bus independently without demonstrating performance of the bus, except when traffic crosses the bus bridge to reach the desired destination on the other bus. To perform this function, the bridge is configured to understand and participate in the bus protocol of each of the buses.
Multi-bus systems are known to adequately handle large amounts of information. However, communication between buses and devices on different buses is difficult. Typically, a bus bridge may be used to interface I/O buses to the system's high-performance processor/memory bus. With such I/O bridges, the CPU may use a 4-byte read and write transaction to initiate DMA transfers. When activated, the DMA of a serial bus node generates split-response read and write transactions which are forwarded to an intermediate system backbone bus that also implements serial bus services.
Depending on the host system design, the host-adapter bridge may have additional features mandated by differences in bus protocols. For example, the host bus may not directly support isochronous data transfers. Also, the host- adapter bridge may enforce security by checking and translating bridge-bound transaction addresses and may often convert uncached I/O transactions into cache-coherent host-bus transaction sequences.
Each time a new device or node is connected or disconnected from an IEEE 1394 standard serial bus, the entire bus is reset and its topology is reconfigured. The IEEE 1394 standard device configuration occurs locally on the bus without the intervention of a host processor. In the reset process, three primary procedures are typically performed: bus initialization, tree identification, and self identification. Within the IEEE 1394 standard, a single node must first be established as the root node during the tree identification process in order for the reconfiguration to occur.
SUMMARY OF THE INVENTION
A method and system for a multi-phase net refresh on a bus bridge interconnect, the interconnect comprising a number of nodes, a bus bridge, and a number of buses, are described. In one embodiment, a primary bus is acquired by communicating with other bus bridges on the buses. A secondary bus is breached to acquire the secondary bus. In addition, the primary bus and the secondary bus are committed.
REFERENCES:
patent: 5394556 (1995-02-01), Oprescu
patent: 5511165 (1996-04-01), Brady et al.
patent: 5563886 (1996-10-01), Kawamura et al.
patent: 5579486 (1996-11-01), Oprescu et al.
patent: 5630173 (1997-05-01), Oprescu
patent: 5684959 (1997-11-01), Bhat et al.
patent: 5717853 (1998-02-01), Deshpande et al.
patent: 5774683 (1998-06-01), Gulick
patent: 5828899 (1998-10-01), Richard et al.
patent: 5875301 (1999-02-01), Duckwall et al.
patent: 5883621 (1999-03-01), Iwamura
patent: 5910178 (1999-06-01), Moh et al.
patent: 5923673 (1999-07-01), Henrikson
patent: 5935208 (1999-08-01), Duckwall et al.
patent: 5961623 (1999-10-01), James et al.
patent: 5982783 (1999-11-01), Frey et al.
patent: 6032261 (2000-02-01), Hulyalkar
patent: 6131119 (2000-10-01), Fukui
patent: 6157972 (2000-12-01), Newman et al.
patent: 6191822 (2001-02-01), Smyers
patent: 6199119 (2001-03-01), Duckwall et al.
patent: 6282205 (2001-08-01), Lu
patent: 6286067 (2001-09-01), James et al.
patent: 6374316 (2002-04-01), James et al.
patent: 6378000 (2002-04-01), Akatsu et al.
patent: 6389547 (2002-05-01), James et al.
patent: 6501389 (2002-12-01), Aguirre
patent: 6502158 (2002-12-01), James et al.
patent: 6539450 (2003-03-01), James et al.
patent: 6584539 (2003-06-01), James et al.
patent: 6647446 (2003-11-01), James et al.
Fairman Bruce A.
James David Vernon
Scheel Richard K.
Shima Hisato
Smyers Scott
Blakely , Sokoloff, Taylor & Zafman LLP
King Justin
Thai Xuan M.
LandOfFree
Method and system for a multi-phase net refresh on a bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for a multi-phase net refresh on a bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for a multi-phase net refresh on a bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3342805