Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate
2000-11-01
2002-03-05
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Total dielectric isolation
C438S405000, C438S406000
Reexamination Certificate
active
06352905
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to integrated circuits and more specifically to an insulator that simultaneously dissipates heat from high power devices using a high K insulator material and accommodates the low electrical permitivity/resistance needs of low power logic devices using a low K insulator material.
2. Description of the Related Art
With the advent of high performance/low power integrated circuit devices, low K dielectrics are commonly used to insulate the devices from adjacent substrates. Low K dielectrics offer reduced electrical permitivity and reduced thermal resistance when compared to high K dielectrics. While such electrical characteristics are very beneficial to low-power devices (such as critical paths, logic chains and other core logic devices), the low K dielectrics do not offer the high thermal conductivity which is required by high-power devices, such as electrostatic discharge (ESD) devices, clock buffers, and input/output (I/O) drivers.
Therefore, the integrated circuit designer must balance the electrical needs of the low-power devices against the thermal needs of the high power devices. This compromise reduces the performance of the low-powered devices and constrains the amount of heat which can be generated by the high-power devices. The invention described below eliminates this tradeoff and allows the integrated circuit designer to improve the performance of the low-powered devices and, at the same time, allows the high-powered devices to generate additional heat. Thus, the invention overcomes self heating of ESD structures, interconnects and circuits.
SUMMARY OF THE INVENTION
It is, therefore, an object of the present invention to provide an integrated circuit wafer that includes a substrate having first and second portions, a first insulator over the first portion, a second insulator over the second portion (wherein the first insulator has different thermal dissipation characteristics than the second insulator), and a silicon film over the first insulator and the second insulator.
The first insulator has higher thermal dissipation than the second insulator and the first insulator has a higher dielectric constant than the second insulator. The substrate includes first devices over the first insulator and second devices over the second insulator. The first devices generate more heat than the second devices, and the second devices require higher electrical permitivity than the first devices.
The first insulator and the second insulator could be adjacent one another and form a single planar surface upon which the silicon film is positioned. Alternatively, the first insulator could be positioned within the second insulator, adjacent the silicon film or the first insulator could be positioned within the second insulator, adjacent the substrate.
The invention also includes a method of forming an integrated circuit wafer that comprises forming a substrate having first and second portions, depositing a first insulator over the substrate, patterning the first insulator such that the first insulator remains only over the first portion, depositing a second insulator over substrate (the first insulator has different thermal dissipation characteristics than the second insulator), polishing the second insulator to form a planar surface, and attaching a silicon film over the first insulator and the second insulator.
REFERENCES:
patent: 4733482 (1988-03-01), West et al.
patent: 5587604 (1996-12-01), Machesney et al.
patent: 5670388 (1997-09-01), Machesney et al.
patent: 5708303 (1998-01-01), Jeng
patent: 5777365 (1998-07-01), Yamaguchi et al.
patent: 5789818 (1998-08-01), Havemann
patent: 5858471 (1999-01-01), Ray et al.
patent: 5869386 (1999-02-01), Hamajima et al.
patent: 5888854 (1999-03-01), Morihara
patent: 5998840 (1999-12-01), Kim
patent: 6063652 (2000-05-01), Kim
Publication entitled “CMOS-on-SOI ESD Protection Networks, ” by S. Voldman et al., Reprinted from Journal of Electrostatics 42 (1998), pp. 333-350.
Publication entitled “Dynamic Threshold Body-and Gate-Coulped SOI ESD Protection Networks,” by S. Voldman et al, Reprinted from Journal of Electrostatics 44 (1998), pp. 239-255.
Elsevier Science Ltd. Publication entitled “The Impact of MOSFET Technology evolution and Scaling on Electrostatic discharge protection,” by S. Voldmanm microelectronics Reliability 38 (1998), pp. 1649-1668.
IEEE Publication-ISSCC 99/Session 25/SOI Microprocessors and Memory/Paper WP 25.2, SOI Technology Performan and Modeling by J. Pelloie et al., pp. 364-365; 428-429, (1999).
IEEE Publications-ISSCC 99/Session 25/SOI Microprocessors and Memory/Paper WP 25.1 Partially-Depleted SOi Technology for Digital Logic, by G. Shjahidi et al., pp. 362-636; 426-427, (1999).
Gauthier Jr. Robert J.
Schepis Dominic J.
Voldman Steven H.
Chaudhuri Olik
Doan Theresa T.
Henkler, Esq. Richard A.
McGinn & Gibb PLLC
LandOfFree
Method and structure of high and low K buried oxide for SOI... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure of high and low K buried oxide for SOI..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure of high and low K buried oxide for SOI... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2851300