Registers – Records – Conductive
Reexamination Certificate
2007-10-16
2007-10-16
Stcyr, Daniel (Department: 2876)
Registers
Records
Conductive
C235S494000
Reexamination Certificate
active
10907761
ABSTRACT:
A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier, one or more integrated circuit chips attached to the chip carrier, and a cap structure attached to the chip carrier, covering the one or more integrated circuit chips. A conductive grid structure is formed in the chip carrier and cap structure, the conductive structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction. The conductive grid structure is configured so as to detect an attempt to penetrate the IC module.
REFERENCES:
patent: 4023156 (1977-05-01), Galvin
patent: 4225859 (1980-09-01), Zetting et al.
patent: 4419659 (1983-12-01), Harman et al.
patent: 4538527 (1985-09-01), Kitchen
patent: 4777476 (1988-10-01), Dank
patent: 4884061 (1989-11-01), Genevois
patent: 4933898 (1990-06-01), Gilberg et al.
patent: 5117457 (1992-05-01), Comerford et al.
patent: 5285734 (1994-02-01), MacPherson
patent: 5309387 (1994-05-01), Mori
patent: 5369299 (1994-11-01), Byrne
patent: 5468992 (1995-11-01), Kanekawa et al.
patent: 5506566 (1996-04-01), Oldfield et al.
patent: 5517057 (1996-05-01), Beilstein, Jr. et al.
patent: 5614761 (1997-03-01), Kanekawa et al.
patent: 5675319 (1997-10-01), Rivenberg et al.
patent: 5705981 (1998-01-01), Goldman
patent: 5959845 (1999-09-01), Faucher
patent: 5963927 (1999-10-01), Herbert
patent: 5995628 (1999-11-01), Kitaj et al.
patent: 5999097 (1999-12-01), Liddle et al.
patent: 6121069 (2000-09-01), Boyko et al.
patent: 6223273 (2001-04-01), Kanekawa et al.
patent: 6396400 (2002-05-01), Epstein, III et al.
patent: 6414884 (2002-07-01), DeFelice et al.
patent: 6515587 (2003-02-01), Herbert
patent: 6545371 (2003-04-01), Matsumoto et al.
patent: 6578147 (2003-06-01), Shanklin et al.
patent: 6584004 (2003-06-01), Kanekawa et al.
patent: 6642448 (2003-11-01), Loose et al.
patent: 6657314 (2003-12-01), Pockrandt
patent: 6791191 (2004-09-01), Chow et al.
patent: 7183657 (2007-02-01), Furtaw et al.
patent: 2002/0020904 (2002-02-01), Hikita et al.
patent: 2002/0149098 (2002-10-01), Seyama et al.
patent: 2004/0021226 (2004-02-01), Geffken et al.
patent: 0 035 323 (1981-09-01), None
KH Williams; Research Disclosure; Complete Module Ceramic Circuitized Cap.; Oct. 1987.
RF Kilburn and RF Olsen; Printed Circuit Module Assembly; IBM Technical Disclosure Bulletin; vol. 25, No. 4; Sep. 1982.
Farooq Mukta G.
Fasano Benjamin V.
Frankel Jason L.
Hamel Harvey C.
Kadakia Suresh D
Cantor & Colburn LLP
Petrokaitis Joseph
Stcyr Daniel
LandOfFree
Method and structure for implementing secure multichip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for implementing secure multichip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for implementing secure multichip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3847680