Electricity: electrical systems and devices – Safety and protection of systems and devices – With specific current responsive fault sensor
Patent
1990-06-11
1991-10-15
James, Andrew J.
Electricity: electrical systems and devices
Safety and protection of systems and devices
With specific current responsive fault sensor
357 72, 361398, H01L 3902, H01L 2328, H01L 2348
Patent
active
050579070
ABSTRACT:
An integrated circuit package includes a plurality of TAB assemblies, each including a portion for inner lead bonding an integrated circuit. A portion of the tape is formed to allow the tape to be outer lead bonded to the substrate so that the integrated circuit is mounted at any desired non zero angle with respect to a horizontal substrate. A plurality of formed tape units are outer lead bonded to a horizontal substrate. In one embodiment, the die is inner lead bonded to the tape in an area which is not devoid of tape, allowing electrical traces on the tape which are routed above and not in contact with the surface of the die, thereby providing excellent routing density. The dielectric tape may include a single electrical interconnect layer, or a plurality of electrical interconnect layers which may themselves be electrically interconnected via suitable vias formed within the tape structure. In one embodiment, the portion of the tape opposite the area to which the integrated circuit die is to be inner lead bonded includes secondary metallization regions. Suitable vias in the tape contact these secondary metallization regions to selected ones of the metallic leads which are to be inner lead bonded to the integrated circuit. In one embodiment of this invention, the secondary metallization areas are fabricated sufficiently large to allow the mounting of additional components, for example chip capacitors used to filter the supply voltages applied to the integrated circuit. A method for forming is also taught.
REFERENCES:
patent: 3353069 (1967-11-01), Slavin
patent: 3827056 (1974-07-01), Vano
patent: 4074419 (1978-02-01), Hanni et al.
patent: 4266282 (1981-05-01), Henle et al.
patent: 4426689 (1984-01-01), Henle et al.
patent: 4684974 (1987-08-01), Matsanaza et al.
patent: 4879629 (1989-11-01), Tustaniwskyj et al.
"Microelectronics Packaging Handbook", edited by R. Tummala & E. Rymaszewski, Van Nostrand Reinhold (1989), New York.
Gould Norman L.
Liou Shiann-Ming
Ooi Boon K.
The Ka-Heng
Caserza S.
Glenn Michael
James Andrew J.
Meier Stephen D.
National Semiconductor Corp.
LandOfFree
Method and structure for forming vertical semiconductor intercon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for forming vertical semiconductor intercon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for forming vertical semiconductor intercon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-994743