Method and structure for defect monitoring of semiconductor...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE23144

Reexamination Certificate

active

11277663

ABSTRACT:
A method for implementing defect inspection of an integrated circuit includes configuring a power bus grid structure on a first metal interconnect level, the power bus grid structure including a first plurality of wire pairs. The first plurality of wire pairs is arranged in a manner such that a first wire in each of the first plurality of wire pairs is electrically coupled to conductive structures beneath the first metal interconnect level, and a second wire in each of the first plurality of wire pairs is initially electrically isolated from the conductive structures beneath the first metal interconnect level. The first wire in each of the first plurality of wire pairs is biased to a known voltage, and a charge contrast inspection is performed between the first wire and the second wire of each of the first plurality of wire pairs.

REFERENCES:
patent: 5382831 (1995-01-01), Atakov et al.
patent: 6005966 (1999-12-01), Scaman
patent: 6094812 (2000-08-01), English et al.
patent: 6362634 (2002-03-01), Jarvis et al.
patent: 6528818 (2003-03-01), Satya et al.
patent: 6636064 (2003-10-01), Satya et al.
patent: 6642726 (2003-11-01), Weiner et al.
patent: 6751519 (2004-06-01), Satya et al.
patent: 6774648 (2004-08-01), Lin et al.
patent: 2004/0001326 (2004-01-01), Tomsio et al.
Solutions for Maximizing Die Yield at 0.13μm, [online]; [retrieved on Apr. 27, 2004]; retrieved from the Internet http://cgw.pennnet.com/Articles/Article—Display.cfm?Section=Articles&Subsection=Display.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and structure for defect monitoring of semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and structure for defect monitoring of semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for defect monitoring of semiconductor... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3887320

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.