Method and memory controller for scalable multi-channel...

Details Method and memory controller for scalable multi-channel... Method and memory controller for scalable multi-channel...

2007-06-12

2007-06-12

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C711S147000

Reexamination Certificate

active

10529621

ABSTRACT:
An electrical device is connected to at least one memory accessing unit and to a memory including at least one physical memory module. The device includes at least one access channel circuit connected to the least one memory accessing unit via at least one system bus and to the at least one physical memory module. The access channel circuit provides memory access for the at least one memory accessing unit to at least a part of the memory.

REFERENCES:
patent: 5202973 (1993-04-01), Ramanujan et al.
patent: 5761455 (1998-06-01), King et al.
patent: 5878240 (1999-03-01), Tomko
patent: 6038630 (2000-03-01), Foster et al.
patent: 6076139 (2000-06-01), Welker et al.
patent: 6327642 (2001-12-01), Lee et al.
patent: 6378049 (2002-04-01), Stracovsky et al.
patent: 59142655 (2004-08-01), None
International Preliminary Examination Report for PCT/EP03/10509.

Affiliated with

Also associated with

Rating

Method and memory controller for scalable multi-channel... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and memory controller for scalable multi-channel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and memory controller for scalable multi-channel... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3870199