Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-04-18
2006-04-18
Ellis, Kevin L. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
Reexamination Certificate
active
07032074
ABSTRACT:
A multi-processor computer architecture reduces processing time and bus bandwidth during snoop processing. The architecture includes processors and local caches. Each local cache corresponds to one of the processors. The architecture includes one or more virtual busses coupled to the local caches and the processors, and one or more intermediary caches, where at least one intermediary cache is coupled to each virtual bus. Each intermediary cache includes a memory array and means for ensuring the intermediary cache is inclusive of associated local caches. The architecture further includes a main memory having a plurality of memory lines accessible by the processors.
REFERENCES:
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5675763 (1997-10-01), Mogul
patent: 5713004 (1998-01-01), Kimmel et al.
patent: 5778424 (1998-07-01), Guy
patent: 5996048 (1999-11-01), Cherabuddi et al.
patent: 6081872 (2000-06-01), Matick et al.
patent: 6473835 (2002-10-01), Luick
Motorola, “MC 88410 Secondary Cache Controller User's Manual”, 1992, P 2-41 to 2-43.
Handy, “The Cache Memory Book”, 1993, P 250.
Ellis Kevin L.
Hewlett--Packard Development Company, L.P.
LandOfFree
Method and mechanism to use a cache to translate from a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and mechanism to use a cache to translate from a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and mechanism to use a cache to translate from a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3558190