Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-02-09
2009-08-11
Duncan, Marc (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S748000, C370S244000
Reexamination Certificate
active
07574629
ABSTRACT:
In some embodiments, a system for communication between agents in a point-to-point interconnection system includes at least one initiator agent capable of dispatching at least one message destined for at least one determined receiver agent; at least one intermediate agent capable of forwarding at least one message to at least one determined receiver agent; at least one receiver agent capable of receiving at least one message originating from an initiator agent via at least one intermediate agent; and means of error detection and means of erroneous message marking. In some embodiments, a receiver agent includes means for formulating an error message and means for sending the error message to the initiator agent so as to warn the said initiator agent of the presence of an error.
REFERENCES:
patent: 5361267 (1994-11-01), Godiwala et al.
patent: 5651002 (1997-07-01), Van Seters et al.
patent: 5974028 (1999-10-01), Ramakrishnan
patent: 6031818 (2000-02-01), Lo et al.
patent: 6198735 (2001-03-01), Pazhyannur et al.
patent: 6400720 (2002-06-01), Ovadia et al.
patent: 2002/0085582 (2002-07-01), Kim
patent: 2002/0196785 (2002-12-01), Connor
patent: 2004/0017820 (2004-01-01), Garinger et al.
patent: 2005/0240829 (2005-10-01), Safford et al.
patent: 2007/0198897 (2007-08-01), Schroeder
patent: 2008/0034267 (2008-02-01), Hou et al.
patent: 1061695 (2000-12-01), None
patent: 1182819 (2002-02-01), None
patent: 1206077 (2002-05-01), None
Guerrier et al., “A Generic Architecture for On-Chip Packet-Switched Interconnections”, Mar. 2000, IEEE, pp. 250-254.
Rosenberg et al., “SIP: Session Initiation Protocol”, Feb. 2002,Internet Engineering Task Force, 192 pages.
Rapport de Recherche Preliminaire for FR 0308225, Date d'achevement de la recherche Jul. 5, 2004, (1 page).
Rapport de Recherche Preliminaire for FR 0308905, date d'achevement de la recherché Dec. 23, 2003 (1 page).
Tamir et al., “High-performance multi-queue buffers for VLSI communication switches”, Computer Architecture, 1988, Conference Proceedings, 15thAnnual International Symposium, May 30, 1988-Jun. 2, 1988, pp. 343-354, XP002266011.
Kermani et al., “Virtual Cut-Through: A New Computer Communication Switching Technique”, Computer Networks, North Holland, Amsterdam, NL, vol. 3, 1979, pp. 267-286, XP000814463, ISSN: 0376-5075.
http://www.cs.bu.edu/˜best/crs/cs551/lectures/lecture-15.html, “Message Passing Architectures”, Lesson 15, A. Bestavros, Nov. 1, 1994 (3 pages).
http://www.proj-mission.org/EE660/Gautam7.4.pdf “Message Passing Mechanisms” (3 pages).
Rapport de Recherche Preliminaire for French Application No. FR 0309918 date d'achevement de la recherché Apr. 6, 2004 (3 pages).
Yamaguchi et al. “CODA-R: a reconfigurable testbed for real-time parallel computation”, Real-Time Computing Systems and Applications, 1997, Proceedings, Fourth International Workshop on Taipei, Taiwan Oct. 27-29, 1997, Los Alamitos, CA, USA, IEEE Comput. Soc., U.S., Oct. 27, 1997, pp. 252-259, XPO10251835, ISBN: 0-8186-8073-3.
Toda et al., “A priority forwarding scheme for real-time multistage interconnection networks”, Proceedings of the Real Time Systems Symposium, Phoenix, Dec. 2-4, 1992, Los Alamitos, IEEE Comp. Soc. Press, U.S. Dec. 2, 1992, pp. 208-217, XP010031283, ISBN: 0-8186-3195-3.
Toda et al., “Implementation of a priority forwarding router chip for real-time interconnection networks”, Parallel and Distributed Real-Time Systems, 1994, Proceedings of the Second Workshop on Cancun, Mexico, Apr. 28-29, 1994, Los Alamitos, CA, USA, IEEE Comput. Soc. Apr. 28, 1994, pp. 166-175, XP010125212, ISBN: 0-8186-6420-7.
Rapport de Recherche Preliminaire for FR 0400554, date d'achevement de la recherché Sep. 29, 2004 (3 pages).
Rapport de Recherche Preliminaire for FR 0402149, date d'achevement de la recherché Sep. 22, 2004 (3 pages).
Benini et al., “Networks on Chips: A New SoC Paradigm”, Computer, IEEE Computer Society, Long Beach, CA, US, vol. 35, No. 1, Jan. 2002, pp. 70-78, XP001091890, ISSN: 0018-9162.
Liu et al., “Error control schemes for networks: An overview”, Mobile Networks and Applications, vol. 2, No. 2, Oct. 1997, pp. 167-182, XP002296032, Kluwer Academic Publishers, Hingham, MA, USA.
Rapport de Recherche Preliminaire for French Application No. FR 0313298 date d'achevement de la recherché Jul. 20, 1994 (2 pages).
U.S. Appl. No. 10/884,794 to Douady et al., entitled “System and Method for Communicating Between Modules”, filed Jul. 2, 2004.
U.S. Appl. No. 10/892,815 to Douady et al., entitled “Device and Method for Forwarding a Message”, filed Jul. 16, 2004.
U.S. Appl. No. 10/915,950 to Douady et al., entitled “Method and Device for Managing Priority During the Transmission of a Message”, filed Aug. 11, 2004.
U.S. Appl. No. 11/039,112 to Douady et al., entitled “Method and System for Transmitting Messages in an Interconnection Network”, filed Jan. 19, 2005.
U.S. Appl. No. 10/988,831 to Douady et al., entitled “System and Method for Transmitting a Sequence of Messages in an Interconnection Network”, filed Nov. 15, 2004.
Boucard Philippe
Douady Cesar
Arteris
Duncan Marc
Meyertons Eric B.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Method and device for switching between agents does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for switching between agents, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for switching between agents will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4056781