Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-12-25
2007-12-25
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C717S104000, C717S107000, C717S135000, C717S143000
Reexamination Certificate
active
11139373
ABSTRACT:
Generating a simulator from an architecture description. A target architecture model described in an architecture description language (ADL) is accessed. The model comprises a semantic representation of an instruction set for the target architecture. The semantic representation is translated to a behavioral representation. The simulator is automatically generated from the behavioral representation. A compiler may also be generated from the semantic representation.
REFERENCES:
patent: 5933641 (1999-08-01), Ma
patent: 6152612 (2000-11-01), Liao et al.
patent: 6467082 (2002-10-01), D'Arcy et al.
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 6606734 (2003-08-01), Greaves
patent: 6708329 (2004-03-01), Whitehill et al.
patent: 7006960 (2006-02-01), Schaumont et al.
patent: 7062724 (2006-06-01), Nakajima
patent: 7065719 (2006-06-01), Nakajima
patent: 7113901 (2006-09-01), Schaumont et al.
patent: 7155690 (2006-12-01), Yamashita et al.
patent: 2003/0061580 (2003-03-01), Greaves
patent: 2003/0126563 (2003-07-01), Nakajima
patent: 2003/0200511 (2003-10-01), Nakajima
patent: 2004/0123249 (2004-06-01), Sato et al.
patent: 2006/0190909 (2006-08-01), Nakajima
patent: 2006/0195812 (2006-08-01), Nakajima
patent: 2007/0157138 (2007-07-01), Ciolfi et al.
patent: 490478 (1992-06-01), None
NN8812170, “Simulation Technique for Analog Functions in a Mixed Analog and Digital Semiconductor Chip Design Environment”, IBM Technical Disclosure Bulletin, vol. 31, No. 7, Dec. 1988, pp. 170-173 (5 pages).
NN87055229, “Testcase Pattern Generation for Design Verification Using a System Level Simulator”, IBM Technical Disclosure Bulletin, vol. 29, No. 12, May 1987, pp. 5229-5232 (6 pages).
Duncan et al., “The COBRA-ABS High-Level Synthesis System for Multi-FPGA Custom Computing Machines”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, No. 1, Feb. 2001, pp. 218-223.
Emst et al., “TSG- a Test System Generator for Debugging and Regression Test of High-Level Behavioral Synthesis Tool”, IEEE, 1989, p. 937.
Bjornsen et al., “Behavioral Modeling and Simulations of High-Speed Analog-to-Digital Converters Using SystemC”, IEEE, 2003, pp. III-906-909.
Eileithy et al., “Synthesizing DSP Architectures from Behavioral Specifications: A Formal Approach”, IEEE, 1990, pp. 1131-1134.
Parekhji et al., “Simulator for IDEAL- Implementation and Environment”, IEEE, 1991, pp. 187-194.
Bayoumi et al., “SPHINX: A High Level Synthesis System for DSP Design”, IEEE, 1992, pp. 172-175.
Pasquier et al., “An Object-Based Executable Model for Simulation of Real-Teim Hw/Sw Systems”, Proceedings of 1999 Design, Automation and Test in Europe Conference and Exhibition, 1999, pp. 782-783.
Blank et al., “Symbolic Simulation Techniques- State-of-the-art and Applications”, Proceedings of Sixth IEEE International High-Level Design Validation and Test Workshop, 2001, pp. 45-50.
Coppola et al., “IPSIM: SystemC 3.0 Enhancements for Communication Refinement”, Design, Automation and Test in Europe Conference and Exhibition, 2003, pp. 106-111.
Schliebusch, et al. Architecture Implementation Using the Machine Description Language Lisa. In Proc. Of the ASPDAC, Jan. 2002, pp. 239-244.
C.W. Fraser, D.R. Hanson, T.A. Proebsting: Engineering a Simple, Efficient Code Generator Generator, ACM Letters on Programming Languages and Systems, vol. 1, No. 3, Sep. 1992 , pp. 213-226.
J. Van Praet D. Lanneer, G. Goossens, W. Geurts, H. De Man: A Graph Based Processor Model for Retargetable Code Generation, European Design and Test Conference (ED & TC), 1996 , 6 pages.
R. Leupers, P. Marwedel: Retargetable Generation of Code Selectors From HDL Processor Models, European Design & Test Conference (ED & TC), 1997, 5 pages.
A. Nohl and V. Greive et al. Instruction Encoding Synthesis for Architecture Exploration Using Hierarchical Processor Models. In Proc. Of the DAC, Jun. 2003 , pp. 262-267.
A. Nohl, G. Braun, et al. A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation, In Proc. Of the DAC, Jun. 2002 , pp. 22-27.
P. Mishra, N. Dutt, and A. Nicolau, Functional Abstraction Driven Design Space Exploration of Heterogeneous Programmable Architectures. In Proc. Of the ISSS, Oct. 2001 , pp. 256-261.
M. Itoh, M. Imai et al. Peas-III: An ASIP Design Environment. In Proc. Of the ICCD, Sep. 2000 , pp. 430-436.
M. Hartoog, J.A. Rowson et al. Generation of Software Tools From Processor Descriptions for Hardware/Software Codesign. In Proc. Of the DAC, Jun. 1997 , pp. 303-306.
A. Hoffmann, T. Kogel et al. A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIP) Using a Machine Description Language. IEEE Transactions on Computer-Aided Design, Nov. 2001 , vol. 20, No. 11, pp. 1338-1354.
P. Viana, E. Barros, S. Rigo, R.J. Azevedo, G. Araujo: Exploring Memory Hierarchy with ARCHC, 15thSymposium on Computer Architecture and High Performance Computing (SBAC), 2003 , pp. 2-9.
W. Qin, S. Malik, Flexible and Formal Modeling of Microprocessors With Application to Retargetable Simulation, Design, Automation, and Test in Europe (DATE), Mar. 2003 , pp. 556-561.
S. Hanono, S. Devadas: Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator, 35thDesign Automation Conference (DAC), 1998 , pp. 510-515.
A.V. Aho, M. Ganapathi, S.W.K. Tjiang: Code Generation Using Tree Matching and Dynamic Programming, ACM Trans. On Programming Languages and Systems 11, No. 4, Oct. 1989 , pp. 491-516.
C. Liem, P. Paulin, M. Cornero, A. Jerraya: Industrial Experience Using Rule-Driven Retargetable Code Generator for Multimedia Applications, 8thInt. Symp. On System Synthesis (ISSS), 1995 , pp. 60-65.
S. Weber, K. Keutzer et al. Multi-View Operational-Level Design-Supporting the Design of Irregular ASIPS. Technical Report UCG/ERL M03/12, UC Berkeley, Apr. 2003 , 7 pages.
L. Nowak: Graph Based Retargetable Microcode Compilation in the Mimola Design System, Association for Computing Machinery (ACM), 1987 , pp. 126-132.
Kobayashi, S. et al: Design Space Exploration for DSP Applications Using the ASIP Development System Peas-III, Dept. of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka University, 2002 , pp. 3168-3171.
Gonzalez, R.: XTENSA: A Configurable and Extensible Processor, IEEE Micro, 2000 , pp. 60-70.
X. Nie and L. Gazi. A New Network Processor Architecture for High-Speed Communications. In Proc. Of the SIPS, 1999 , pp. 548-557.
G. Araujo. Code Generation Algorithms for Digital Signal Processors, Ph.D. thesis, Princeton University, Department of Electrical Engineering, Jun. 1997 , 180 pages.
Braun Gunnar
Ceng Jianjiang
Hoffmann Andreas
Leupers Rainer
Nohl Achim
CoWare, Inc.
Kik Phallaka
LandOfFree
Method and device for simulator generation based on semantic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for simulator generation based on semantic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for simulator generation based on semantic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3872701