Method and device for securing an integrated circuit, in...

Details Method and device for securing an integrated circuit, in... Method and device for securing an integrated circuit, in...

2006-07-25

2009-10-27

Le, Vu A (Department: 2824)

Static information storage and retrieval

Read/write circuit

Signals

C365S205000, C365S185210

Reexamination Certificate

active

07609568

ABSTRACT:
A method processes parallel electrical signals, using parallel processing circuits that process successive cycles of electrical signals according to a rule for allocating electrical signals to the processing circuits. The method comprises, between the processing cycles, a step of modifying the rule for allocating electrical signals to the processing circuits, so that a processing circuit processes electrical signals of different ranks during different processing cycles. The method can be applied particularly to secure a memory during read phases of the memory and of an integrated circuit with a microprocessor using such a memory.

REFERENCES:
patent: 6061297 (2000-05-01), Suzuki
patent: 6278783 (2001-08-01), Kocher et al.
patent: 6327661 (2001-12-01), Kocher et al.
patent: 6381699 (2002-04-01), Kocher et al.
patent: 6532556 (2003-03-01), Wong et al.
patent: 6545623 (2003-04-01), Yu
patent: 6801464 (2004-10-01), Kawano
patent: 7073072 (2006-07-01), Salle
patent: 2003/0048900 (2003-03-01), Kim et al.

Affiliated with

Also associated with

Rating

Method and device for securing an integrated circuit, in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for securing an integrated circuit, in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for securing an integrated circuit, in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4062631