Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-10-04
2005-10-04
Shin, Christopher B. (Department: 2182)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S107000, C710S038000
Reexamination Certificate
active
06952750
ABSTRACT:
The tristateless bus interface communication scheme according to the present invention addresses many of the shortcomings of the prior art. In accordance with various aspects of the present invention, a low power embedded system bus architecture is provided with a bus interface connected to one or more peripheral interface using logic processes to enable microcontroller-based products and other components and devices to achieve a low power data transmission between central processors and peripheral devices. In accordance with an exemplary embodiment, a low power embedded system bus architecture comprises logic devices, for example, an OR gate for passing through only data from a selected peripheral device. To facilitate the throughput of data, the non-selected peripheral devices may only provide logic zero to the OR gate. The logic device arrangement may comprise any combination of logic devices which performs the function of eliminating the need for tristate buffers. Through the elimination of tristate buffers, the present invention can lower the power consumed by the microcontroller, and improves the ability to test a large portion of the devices. In accordance with an exemplary embodiment, an AND gate is provided in each peripheral device for providing a logic zero when the peripheral device is not selected, and for providing data when the peripheral device is selected. In addition the AND gate eliminates the occurrence of high impedance Z states.
REFERENCES:
patent: 4665483 (1987-05-01), Ciacci et al.
patent: 4939643 (1990-07-01), Long et al.
patent: 5339395 (1994-08-01), Pickett et al.
patent: 5553249 (1996-09-01), Datwyler et al.
patent: 5619728 (1997-04-01), Jones et al.
patent: 5652858 (1997-07-01), Okada et al.
patent: 5724603 (1998-03-01), Nishiguchi
patent: 5832244 (1998-11-01), Jolley et al.
patent: 5898857 (1999-04-01), Beaman et al.
Cheung Hugo
Chiu Terence
Yuan Lu
Brady W. James
Shin Christopher B.
Swayze, Jr. W. Daniel
Telecky , Jr. Frederick J.
Texas Instruments Incoporated
LandOfFree
Method and device for providing a low power embedded system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for providing a low power embedded system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for providing a low power embedded system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3469609