Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Reexamination Certificate
2005-03-22
2005-03-22
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Data formatting to improve error detection correction...
Reexamination Certificate
active
06871302
ABSTRACT:
The writing address supply part210supplies writing addresses for writing the bits forming bit sequences corresponding to the header H contained in a frame to be transmitted or stored and bit sequences corresponding to the data D, into the operating memory220. The reading address supply part230alternately supplies to the operating memory220a plurality of addresses for reading a plurality of continuous bits corresponding to the header H from the operating memory220, and an address for reading 1 bit corresponding to the data D from the operating memory220, and reads the bit sequence such that the bits forming the bit sequence corresponding to the header H are scattered and arranged within the bit sequence forming the data D, from the operating memory. In accordance with such an interleaving device, it is possible to individually randomize frames according to their constituent data, and it is possible to transmit the bits that make up such data in a format which is most suited for said data.
REFERENCES:
patent: 4559625 (1985-12-01), Berlekamp et al.
patent: 5022029 (1991-06-01), Guichon
patent: 5255343 (1993-10-01), Su
patent: 5351246 (1994-09-01), Blaum et al.
patent: 5572681 (1996-11-01), Nakamura et al.
patent: 5642365 (1997-06-01), Murakami et al.
patent: 5666370 (1997-09-01), Ganesan et al.
patent: 5751741 (1998-05-01), Voith et al.
patent: 5757822 (1998-05-01), Fisher et al.
patent: 5764649 (1998-06-01), Tong
patent: 5805469 (1998-09-01), Okamoto et al.
patent: 5862175 (1999-01-01), Sugiyama et al.
patent: 5898698 (1999-04-01), Bross
patent: 5907560 (1999-05-01), Spruyt
patent: 6151690 (2000-11-01), Peeters
patent: 6154661 (2000-11-01), Goldburg
patent: 6192493 (2001-02-01), Combelles et al.
patent: 6282677 (2001-08-01), Inoue
patent: 09-130269 (1997-05-01), None
patent: 09-161417 (1997-06-01), None
patent: WO 9708836 (1997-03-01), None
Yamamoto et al. “Electronics Life” Jan. 1, 1994 issue of Nippon Housou Shuppan Kyoukai pp. 60-74 (English Translation pp. 1-18).*
Makoto Yamamoto et al., “Electronics Life”, Jan. 1994, the Jan. issue, 1994, Nippon Housou Shuppan Kyokai, pp. 60-74; Fig. 6(a).
Hotani Sanae
Kawahara Toshiro
Miki Toshio
Suzuki Takashi
Brinks Hofer Gilson & Lione
Britt Cynthia
De'cady Albert
NTT Mobile Communications Network Inc.
Zayia Gregory H.
LandOfFree
Method and device for interleaving and method and device for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for interleaving and method and device for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for interleaving and method and device for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3373060